Buffer overflow testbed, research paper published at ACSAC 2011
☆93Aug 9, 2017Updated 8 years ago
Alternatives and similar repositories for RIPE
Users that are interested in RIPE are comparing it to the libraries listed below
Sorting:
- Experimental setup of "Intel MPX explained"☆29Feb 4, 2020Updated 6 years ago
- A port of the RIPE suite to RISC-V.☆29Oct 10, 2018Updated 7 years ago
- 64-bit port of the RIPE benchmark (buffer overflow attacks). RIPE was originally developed by John Wilander and Nick Nikiforakis and pres…☆23Jan 28, 2022Updated 4 years ago
- Hardware-assisted Data-flow Isolation☆29Jan 28, 2018Updated 8 years ago
- Re-randomizing the memory layout of a process at runtime☆21May 28, 2016Updated 9 years ago
- ☆17Sep 20, 2019Updated 6 years ago
- Public release of the tools used to assist in gadget finding.☆42Jan 29, 2018Updated 8 years ago
- SGX protected filesystem demo☆12Jul 28, 2017Updated 8 years ago
- ☆25Jun 16, 2021Updated 4 years ago
- ☆15Apr 13, 2021Updated 4 years ago
- Origin-sensitive Control Flow Integrity (OS-CFI) - USENIX Security 2019☆38Jan 10, 2022Updated 4 years ago
- ☆22Nov 12, 2020Updated 5 years ago
- SoftBoundCETS for LLVM+Clang version 34☆61Sep 19, 2014Updated 11 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆23May 9, 2019Updated 6 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆39May 2, 2020Updated 5 years ago
- PathArmor context-sensitive CFI implementation☆46Oct 26, 2015Updated 10 years ago
- Preventing code-reuse attacks by stopping code pointer leakages☆37Feb 24, 2016Updated 10 years ago
- Security Test Benchmark for Computer Architectures☆20Sep 24, 2025Updated 5 months ago
- An easy to use tool to stream hardware performance counters data as CSV☆31May 7, 2024Updated last year
- Simple memory benchmarking of Intel SGX☆12Aug 22, 2016Updated 9 years ago
- ☆26Oct 13, 2015Updated 10 years ago
- LLVM trunk with poolalloc trunk modified to compile only DSA☆12Jul 9, 2015Updated 10 years ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- RISC-V Soft CPU Security Contest by Thales and Microchip Technology☆12Jul 29, 2019Updated 6 years ago
- CHERI ISA Specification☆26Mar 13, 2026Updated last week
- A version of Griffin used to provide program traces☆15Sep 2, 2020Updated 5 years ago
- A Dockerfile for the tools needed to develop for the RISC-V open-source CPU☆25Nov 28, 2018Updated 7 years ago
- Code and Data for AisaCCS 2018 paper: Hardware Performance Counters Can Detect Malware: Myth or Fact?☆23Feb 20, 2026Updated last month
- Inter-procedural analysis framework and dependency/information-flow analysis for LLVM☆19Mar 2, 2013Updated 13 years ago
- Open-source release for MemSentry (EuroSys'17)☆47May 5, 2021Updated 4 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- LRSan: Detecting Lacking-Recheck Bugs in OS Kernels☆30Feb 23, 2019Updated 7 years ago
- Application to request a SGX remote attestation.☆11Aug 22, 2017Updated 8 years ago
- ExitLess services for SGX enclaves☆34Sep 10, 2019Updated 6 years ago
- RopGun is a Linux implementation of a transparent ROP mitigation technique based on runtime detection of abnormal control transfers using…☆27Sep 10, 2019Updated 6 years ago
- Juliet C/C++ Dynamic Test Suite☆36Apr 18, 2023Updated 2 years ago
- MCFI/PICFI tool chain☆45Mar 21, 2024Updated 2 years ago
- Project to build and test seL4 for many different platforms☆17Updated this week
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Aug 10, 2020Updated 5 years ago