vusec / hammertimeLinks
☆149Updated 6 years ago
Alternatives and similar repositories for hammertime
Users that are interested in hammertime are comparing it to the libraries listed below
Sorting:
- This repository contains examples of DRAMA reverse-engineering and side-channel attacks☆183Updated 7 years ago
- This repository contains examples of Flush+Flush cache attacks☆163Updated 3 years ago
- PoC for breaking hypervisor ASLR using branch target buffer collisions☆166Updated 8 years ago
- Tools for "Another Flip in the Wall"☆38Updated 7 years ago
- This repository contains several tools to perform Cache Template Attacks☆151Updated last year
- This repository contains tools to perform modern cache attacks on ARM.☆290Updated 3 years ago
- ☆20Updated 5 years ago
- ☆190Updated last year
- ☆159Updated 10 years ago
- Kernel Address Isolation to have Side-channels Efficiently Removed☆221Updated 3 years ago
- DARPA Cyber Grand Challenge Documentation☆117Updated 8 years ago
- ☆76Updated 7 years ago
- MASCAB: a Micro-Architectural Side-Channel Attack Bibliography☆41Updated 6 years ago
- [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack☆62Updated 7 years ago
- Set of Dynamic Binary Instrumentation and visualization tools for execution traces.☆312Updated 10 months ago
- TRRespass☆124Updated 4 years ago
- Eliminating Keystroke Timing Attacks☆22Updated 7 years ago
- Xenpwn is a toolkit for memory access tracing using hardware-assisted virtualization☆144Updated 8 years ago
- Tool for testing and finding minimal eviction sets☆103Updated 4 years ago
- Practical Keystroke Timing Attacks in Sandboxed JavaScript☆31Updated 8 years ago
- Nemesis: Studying microarchitectural timing leaks in rudimentary CPU interrupt logic☆87Updated 3 years ago
- A proposed hardware-based method for stopping known memory corruption exploitation techniques. #nsacyber☆156Updated 8 years ago
- SCALE: Side-Channel Attack Lab. Exercises☆42Updated last year
- [DEPRECATED] A symbolic execution engine for the VEX IR☆79Updated 6 years ago
- Proof-of-concept code for the SMoTherSpectre exploit.☆75Updated 5 years ago
- Public forum for detailed planning of a VLDB-like ongoing submission model for IEEE S&P☆15Updated 8 years ago
- Notes on various topics I'm interested in☆158Updated 9 years ago
- Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"☆141Updated 3 years ago
- High-throughput fuzzer and emulator of DECREE binaries☆242Updated 5 years ago
- Buffer overflow testbed, research paper published at ACSAC 2011☆92Updated 7 years ago