Alternatives and similar repositories for drama

Users that are interested in drama are comparing it to the libraries listed below

• vusec / hammertime
  ☆152Updated 7 years ago
• isec-tugraz / flush_flush
  This repository contains examples of Flush+Flush cache attacks
  ☆167Updated 4 years ago
• defuse / flush-reload-attacks
  ☆195Updated last year
• isec-tugraz / cache_template_attacks
  This repository contains several tools to perform Cache Template Attacks
  ☆162Updated 3 weeks ago
• isec-tugraz / KAISER
  Kernel Address Isolation to have Side-channels Efficiently Removed
  ☆221Updated 3 years ago
• cgvwzq / evsets
  Tool for testing and finding minimal eviction sets
  ☆106Updated 4 years ago
• DanGe42 / flush-reload
  [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack
  ☆63Updated 8 years ago
• isec-tugraz / armageddon
  This repository contains tools to perform modern cache attacks on ARM.
  ☆292Updated 3 years ago
• isec-tugraz / flipfloyd
  Tools for "Another Flip in the Wall"
  ☆39Updated 7 years ago
• crozone / SpectrePoC
  Proof of concept code for the Spectre CPU exploit.
  ☆309Updated 2 years ago
• vusec / trrespass
  TRRespass
  ☆125Updated 4 years ago
• flowyroll / uarchsec
  ☆47Updated 6 years ago
• isec-tugraz / transientfail
  Website and PoC collection for transient execution attacks
  ☆193Updated last year
• OSUSecLab / SgxPectre
  ☆77Updated 7 years ago
• vusec / xlate
  Code to evaluate XLATE attacks as well existing cache attacks.
  ☆31Updated 7 years ago
• CMU-SAFARI / rowhammer
  Source code for testing the Row Hammer error mechanism in DRAM devices. Described in the ISCA 2014 paper by Kim et al. at http://users.ec…
  ☆229Updated 10 years ago
• FPSG-UIUC / lotr
  Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"
  ☆144Updated 4 years ago
• 0x5ec1ab / rowhammer_armv8
  Trigger the rowhammer bug on ARMv8
  ☆34Updated 6 years ago
• johnwilander / RIPE
  Buffer overflow testbed, research paper published at ACSAC 2011
  ☆91Updated 8 years ago
• zaweke / rowhammer
  ☆19Updated 5 years ago
• felixwilhelm / mario_baslr
  PoC for breaking hypervisor ASLR using branch target buffer collisions
  ☆166Updated 9 years ago
• huku- / research
  Notes on various topics I'm interested in
  ☆160Updated 2 weeks ago
• danpage / mascab
  MASCAB: a Micro-Architectural Side-Channel Attack Bibliography
  ☆41Updated 7 years ago
• nsacyber / Control-Flow-Integrity
  A proposed hardware-based method for stopping known memory corruption exploitation techniques. #nsacyber
  ☆156Updated 8 years ago
• vusec / revanc
  Reverse Engineering Page Table Caches in Your Processor
  ☆373Updated 4 years ago
• jyao1 / STM
  ☆71Updated 5 years ago
• isec-tugraz / sgxrop
  The code to the SGX-ROP paper
  ☆184Updated 5 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆62Updated 3 years ago
• jovanbulck / nemesis
  Nemesis: Studying microarchitectural timing leaks in rudimentary CPU interrupt logic
  ☆89Updated 4 years ago
• lsds / spectre-attack-sgx
  Spectre attack against SGX enclave
  ☆238Updated 7 years ago