Pulse is a multi-platform digital logic simulation engine for VHDL made with C++. It transforms VHDL source code into logic components so it can be simulated and debugged.
☆100Oct 30, 2026Updated last week
Alternatives and similar repositories for pulse
Users that are interested in pulse are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tool for creating HDL-Schematics☆10Updated this week
- Self-tuning analog hardware with closed-loop optimization and fault-aware recovery.☆15Oct 6, 2026Updated last month
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆30Jul 10, 2024Updated 2 years ago
- ☆28Mar 17, 2026Updated 7 months ago
- A tool for modeling FSMs by VHDL or Verilog☆15Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- FPGA environment as code!☆14Oct 14, 2026Updated 3 weeks ago
- An abstract model of EDA tool projects.☆14Updated this week
- DCF77-clock with RTC backup and 8-digit alphanumeric LED-display on ATtiny 412/814/1614 or ATmega 4809☆17Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- WiFi Analyzer with Jev AI☆22Oct 6, 2026Updated last month
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 4 months ago
- ☆11Updated this week
- Example code for Blackice MX board written in nmigen☆12Jun 1, 2022Updated 4 years ago
- KiCad project and Gerber files for Pong Composite Video replacement PCB☆13Feb 11, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆11Jun 5, 2026Updated 5 months ago
- OpenHRStrap is an open-source DIY chest-strap heart-rate tracker built around the ESP32. It measures real biosignals through electrodes, …☆65Nov 30, 2025Updated 11 months ago
- nvc + xsim = encrypted IP and, quite possibly, eternal glory☆24Updated this week
- OSVVM Ethernet Library☆10Oct 9, 2026Updated 3 weeks ago
- A Real Time Clock core for FPGA's☆31Jan 17, 2024Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆16Updated this week
- Library which allows the Pi Pico to send UDP packets over 10BASE-T Ethernet☆12Oct 8, 2022Updated 4 years ago
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆30Mar 30, 2026Updated 7 months ago
- Capability-based WebAssembly plugin host for Ratatui widgets☆13Oct 12, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Multi-function, universal, fixed-point CORDIC☆16Feb 20, 2022Updated 4 years ago
- A Configurable Deep Neural Network Accelerator built from scratch on the Basys3 FPGA☆31Sep 13, 2026Updated last month
- int4 transformer implementation, + custom TPU hardware design.☆14Sep 15, 2026Updated last month
- Voxel-based Editor☆14Jul 11, 2018Updated 8 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆19Oct 23, 2026Updated 2 weeks ago
- ☆11Jul 15, 2023Updated 3 years ago
- Retrofit in a clock/calendar with Raspberry Pi Pico☆10Dec 28, 2024Updated last year
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Convert Vivado/VCD/XSim WDB and WCFG waveform databases directly to VCD, CSV, JSON and Excel. GUI, batch conversion, signal filtering and…☆15Sep 14, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Deki Engine runtime: a modular C++ engine made first for embedded devices. Every feature and every platform is a package, so it build…☆21Oct 31, 2026Updated last week
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- Verilog synthesis directly from idiomatic Python for numerical/DSP-heavy applications. Not an HDL.☆38Oct 13, 2026Updated 3 weeks ago
- A flexible and scalable development platform for modern FPGA projects.☆48Updated this week
- Streaming based VHDL parser.☆86Oct 26, 2026Updated last week
- Cypress FX3-based 16bit LVDS video interface frame grabber (firmware)☆13Jan 4, 2025Updated last year
- Mechanistic experiments on how LLMs represent and compute arithmetic internally, with strict no-parser controls, reproducible audits, and…☆13Jun 29, 2026Updated 4 months ago