whik / e200_opensource
The Ultra-Low Power RISC Core
☆47Updated 5 years ago
Alternatives and similar repositories for e200_opensource:
Users that are interested in e200_opensource are comparing it to the libraries listed below
- ☆120Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆168Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆102Updated 2 years ago
- 为推广RISC-V尽些薄力☆309Updated last year
- 一生一芯的信息发布和内容网站☆128Updated last year
- riscv资料、论文等☆141Updated 6 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆112Updated 3 years ago
- Documentation for XiangShan☆402Updated this week
- 关于RISC-V你所需要知道的一切☆552Updated last year
- ☆139Updated 4 years ago
- ☆139Updated 2 months ago
- ☆57Updated last year
- 从零开始设计一个CPU (Verilog)☆51Updated 3 years ago
- ☆79Updated last week
- AXI协议规范中文翻译版☆138Updated 2 years ago
- ☆133Updated 5 months ago
- ☆124Updated last week
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- OpenSource HummingBird RISC-V Software Development Kit☆151Updated last year
- An exquisite superscalar RV32GC processor.☆149Updated last month
- Collect some IC textbooks for learning.☆121Updated 2 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆140Updated 6 years ago
- NJU Virtual Board☆255Updated last month
- ☆63Updated 2 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆207Updated 3 years ago
- ☆53Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- ☆36Updated 6 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆56Updated 3 years ago