whik / e200_opensource
The Ultra-Low Power RISC Core
☆48Updated 5 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below
Sorting:
- ☆122Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆105Updated 2 years ago
- ☆141Updated 4 years ago
- Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/☆111Updated 4 years ago
- riscv资料、论文等☆143Updated 6 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆145Updated 6 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆61Updated 2 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆155Updated last year
- AXI协议规范中文翻译版☆149Updated 2 years ago
- Nuclei Board Labs☆58Updated last year
- ☆144Updated 2 weeks ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- 为推广RISC-V尽些薄力☆312Updated last year
- Documentation for XiangShan☆413Updated this week
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- OpenXuantie - OpenE902 Core☆145Updated 10 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆58Updated 3 years ago
- ☆189Updated last month
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆118Updated 2 years ago
- ☆148Updated 3 weeks ago
- Cortex M0 based SoC☆73Updated 3 years ago
- ☆64Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆239Updated 6 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆63Updated 2 years ago
- ☆86Updated last week
- 关于RISC-V你所需要知道的一切☆557Updated 2 years ago
- commit rtl and build cosim env☆35Updated last year
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- ☆64Updated 2 years ago