The Ultra-Low Power RISC Core
☆49Sep 1, 2019Updated 6 years ago
Alternatives and similar repositories for e200_opensource
Users that are interested in e200_opensource are comparing it to the libraries listed below
Sorting:
- MCU Space Initialization☆28Nov 14, 2015Updated 10 years ago
- ☆20May 8, 2012Updated 13 years ago
- A simple implementation about LEGv8 instruction set using Verilog HDL.☆11May 8, 2022Updated 3 years ago
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 5 years ago
- High-Speed Stateful Packet Processor for Programmable Switches☆14Dec 18, 2022Updated 3 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆23Apr 20, 2022Updated 3 years ago
- Skyhook Data Management: Storage and management of tabular data in Ceph.☆13Oct 19, 2020Updated 5 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- 清华高级操作系统课程论文阅读笔记☆33Jun 18, 2018Updated 7 years ago
- ESP32 + Lepton based Toy Thermal Scope Project☆11Sep 4, 2023Updated 2 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 5 years ago
- pfstools for HDR images☆12Jun 6, 2017Updated 8 years ago
- Emulator for Packet-Optical Networks, based on Mininet☆13Nov 21, 2024Updated last year
- Qt version of stmbl Servoterm☆13Dec 27, 2022Updated 3 years ago
- Proof of concept implementation of sumcheck over fields of small characteristics.☆20May 16, 2025Updated 10 months ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- ☆12Jun 22, 2023Updated 2 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- ☆13Apr 12, 2023Updated 2 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- 4 channel 1GS/s DDS (AD9910 or AD9912 variant)☆17Jul 7, 2025Updated 8 months ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆11Oct 22, 2016Updated 9 years ago
- It is a GPIO interrupt example for xilinx ZYNQ FPGA.☆14Oct 7, 2014Updated 11 years ago
- APB to I2C☆43Jul 17, 2014Updated 11 years ago
- Official libmkv repo. A lightweight Matroska muxer written for HandBrake.☆22Sep 1, 2015Updated 10 years ago
- 这是我的计算机图形学课程利用OpenGL实现人体动作模拟的作业。☆10Nov 19, 2012Updated 13 years ago
- ☆20Dec 3, 2025Updated 3 months ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- ☆15Feb 14, 2024Updated 2 years ago
- Research tools☆11Mar 23, 2019Updated 6 years ago
- X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)☆15Sep 29, 2022Updated 3 years ago
- Code release for "Transfer Adversarial Hashing for Hamming Space Retrieval" (AAAI 2018)☆13Jun 15, 2018Updated 7 years ago
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- A simple tutorial on SystemC using NJU's DLCO experiments as examples☆11Mar 30, 2025Updated 11 months ago
- FPGA Implementation of OTDR for analysis of fiber optic network . The memory used is ZBT Ram ( Zero Bus Turnaround)☆17Nov 17, 2021Updated 4 years ago