Alternatives and similar repositories for e200_opensource:

Users that are interested in e200_opensource are comparing it to the libraries listed below

• OSCPU / NutShell-doc
  ☆122Updated 2 years ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆103Updated 2 years ago
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆142Updated last month
• ljgibbslf / SM3_core
  ☆141Updated 4 years ago
• riscv-mcu / hbird-sdk
  OpenSource HummingBird RISC-V Software Development Kit
  ☆153Updated last year
• SI-RISCV / hbird-e-sdk
  Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/
  ☆111Updated 4 years ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆408Updated this week
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆129Updated last year
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆63Updated 2 years ago
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆127Updated 2 years ago
• OSCPU / ysyxSoC
  ☆82Updated last month
• DawnCarol / DawnCarol
  ☆171Updated last week
• TYOD-SOC / RISCV-Accelerator
  ☆36Updated 6 years ago
• LiHao217 / RISC-V_article_paper_src
  riscv资料、论文等
  ☆143Updated 6 years ago
• lizhirui / DreamCore
  ☆64Updated 2 years ago
• cnrv / home
  为推广RISC-V尽些薄力
  ☆312Updated last year
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆60Updated 2 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆170Updated 3 years ago
• OSCPU / ysyx-workbench
  ☆141Updated 7 months ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆141Updated 2 years ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆49Updated 2 years ago
• zion-group / VerilogCodingStyle
  ☆63Updated 4 years ago
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆145Updated 6 years ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆132Updated 9 months ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆67Updated 4 months ago
• ic7x24 / verilog-mini-demo
  Verilog极简教程
  ☆36Updated 5 years ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆130Updated 2 years ago
• RV-BOSC / OpenNoC
  ☆133Updated last month
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆553Updated 2 years ago
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆99Updated 9 months ago