https://github.com/dendibakh/perf-book gitbook在线电子书,翻译成中文原始markdown文档
☆122Dec 30, 2024Updated last year
Alternatives and similar repositories for perf-book-cn
Users that are interested in perf-book-cn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 2 months ago
- gem5 FS模式实验手册☆46Mar 8, 2023Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- Microarchitecture diagrams of several CPUs☆49May 9, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 《Performance Analysis and Tuning on Modern CPUS - 2ed》的非 专业个人翻译☆60Jan 8, 2025Updated last year
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆14May 31, 2024Updated last year
- 东秦第五届龙芯班仓库☆11Oct 22, 2023Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 6 months ago
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码,它能使用LLM对文本数据进行暴力的压缩,达到极高的压缩率。☆22Nov 24, 2024Updated last year
- Readings in Computer Architectures☆17Apr 27, 2026Updated 3 weeks ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释,仅供学习交流使用。☆14Oct 16, 2019Updated 6 years ago
- ☆141May 18, 2026Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆213Oct 14, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆54Jan 2, 2025Updated last year
- ☆14Apr 28, 2026Updated 3 weeks ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated last month
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆35Jun 16, 2023Updated 2 years ago
- ☆19May 1, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆25Feb 21, 2026Updated 3 months ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 5 months ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 8 months ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- Simulator or Non-Uniform Cache Architectures☆10Aug 27, 2018Updated 7 years ago
- The Source Code Lib for BiscuitOS☆12Oct 15, 2024Updated last year
- A survey on architectural simulators focused on CPU caches.