weedge / perf-book-cnView external linksLinks
https://github.com/dendibakh/perf-book gitbook在线电子书，翻译成中文原始markdown文档
☆116Dec 30, 2024Updated last year
Alternatives and similar repositories for perf-book-cn
Users that are interested in perf-book-cn are comparing it to the libraries listed below
Sorting:
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13May 31, 2024Updated last year
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- ☆17May 9, 2022Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- 《Performance Analysis and Tuning on Modern CPUS - 2ed》的非专业个人翻译☆57Jan 8, 2025Updated last year
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Nov 24, 2024Updated last year
- Microarchitecture diagrams of several CPUs☆47Feb 7, 2026Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- A Study of the SiFive Inclusive L2 Cache☆68Dec 27, 2023Updated 2 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 4 months ago
- ☆13May 8, 2025Updated 9 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- ☆15Dec 17, 2025Updated last month
- ☆125Updated this week
- ☆30Jan 23, 2025Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆194Oct 14, 2024Updated last year
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 2 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- A small Neural Network Processor for Edge devices.☆15Nov 22, 2022Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- RISC-V is where innovation happens!☆19Dec 25, 2023Updated 2 years ago
- Readings in Computer Architectures☆17Dec 21, 2025Updated last month
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- ☆17Mar 17, 2022Updated 3 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- A survey on architectural simulators focused on CPU caches.☆16Feb 8, 2020Updated 6 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Aug 3, 2025Updated 6 months ago
- The book "Performance Analysis and Tuning on Modern CPU"☆3,468Jun 9, 2025Updated 8 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago