JSON schema for WaveDrom
☆39Apr 21, 2020Updated 5 years ago
Alternatives and similar repositories for schema
Users that are interested in schema are comparing it to the libraries listed below
Sorting:
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆38Jul 9, 2025Updated 8 months ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Atmel Pack parser, visualizer and fuse calculator☆12Dec 11, 2018Updated 7 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Jan 10, 2018Updated 8 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- ChipTools is a utility to automate FPGA build and verification☆25Oct 22, 2021Updated 4 years ago
- ☆12Jan 7, 2023Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆30Nov 13, 2025Updated 4 months ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 2 months ago
- USB Type-C serial adapter powered by WCH/FTDI chips☆11Jul 7, 2019Updated 6 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Code implementing a neuromorphic, spiking backpropagation algorithm on Intel's neuromorphic research processor, codenamed Loihi☆16Nov 14, 2024Updated last year
- VHDL dependency analyzer☆24Mar 10, 2020Updated 6 years ago
- Simple implementation of the VGG16 net from scratch written in C++☆14Oct 17, 2020Updated 5 years ago
- Digital timing diagram rendering engine☆3,358Jul 10, 2025Updated 8 months ago
- Protocol decode and synthesis library☆69Feb 7, 2019Updated 7 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- A set of helpers to implement a text user interface (TUI) in a terminal.☆14Oct 5, 2022Updated 3 years ago
- Gophert NPS-1601 front panel reverse engineering☆12May 11, 2020Updated 5 years ago
- Human Machine Interface (HMI) suitable for embedded system☆11Jun 2, 2013Updated 12 years ago
- A simple DSP library and command-line tool for Software Defined Radio.☆15Feb 2, 2026Updated last month
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Open Fodder and Cannon Fodder Map Editor☆13Jan 6, 2026Updated 2 months ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated this week
- STM8S headers patched for SDCC☆10Nov 16, 2019Updated 6 years ago
- The easy way to download curves from an oscilloscope.☆16Sep 27, 2021Updated 4 years ago
- List of supported protocol decoder for ScanaStudio software☆12Nov 2, 2018Updated 7 years ago
- learning materials of driveos from nvidia drive sdk.☆10Sep 12, 2024Updated last year
- Initial 0.0.1 push☆13Jun 10, 2016Updated 9 years ago
- 2020 密院git workshop资 料☆12Mar 18, 2020Updated 6 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago