Alternatives and similar repositories for XNORNet4FPGA

Users that are interested in XNORNet4FPGA are comparing it to the libraries listed below

• lankas / SqueezeNet
  ☆39Updated 8 years ago
• mlzxy / VCNN
  ☆10Updated 8 years ago
• nlbutts / tflite_zynq
  Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq
  ☆49Updated 7 years ago
• dicecco1 / fpga_caffe
  ☆119Updated 7 years ago
• xiangze / CNN_FPGA
  verilog CNN generator for FPGA
  ☆34Updated 4 years ago
• brianhill11 / FPGA-CNN
  This repo is for ECE44x (Fall2015-Spring2016)
  ☆20Updated 7 years ago
• max2ma / shiftNet
  ☆14Updated 5 years ago
• cornell-zhang / facedetect-fpga
  ☆44Updated 5 years ago
• nachiket / papaa-opencl
  OpenCL Labs for PAPAA Summer School 2016 Edition
  ☆46Updated 7 years ago
• yunqu / dac_2018
  Design contest for DAC 2018
  ☆17Updated 7 years ago
• mit-han-lab / bnn-icestick
  Binary Neural Network on IceStick FPGA.
  ☆52Updated 6 years ago
• dicecco1 / fpga_cpfp
  HLS Custom-Precision Floating-Point Library
  ☆13Updated 7 years ago
• wjc852456 / Neural-Networks-on-Silicon
  This is a collection of works on neural networks and neural accelerators.
  ☆40Updated 6 years ago
• zhaoweicai / hwgq
  Caffe implementation of accurate low-precision neural networks
  ☆117Updated 6 years ago
• doonny / Embedded-Neural-Network
  collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning
  ☆7Updated 8 years ago
• gudovskiy / ShiftCNN
  A script to convert floating-point CNN models into generalized low-precision ShiftCNN representation
  ☆56Updated 7 years ago
• fengfu-chris / caffe-twns
  Implementation of Ternary Weight Networks In Caffe
  ☆63Updated 8 years ago
• gplhegde / caffepresso
  CaffePresso: An Optimized Library for Deep Learning on Embedded Accelerator-based platforms
  ☆87Updated 8 months ago
• JunningWu / AIChip
  Aiming at an AI Chip based on RISC-V and NVDLA.
  ☆20Updated 7 years ago
• hirayaku / DAC2018-TGIIF
  The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track
  ☆89Updated 6 years ago
• DreamIP / haddoc2
  Caffe to VHDL
  ☆67Updated 5 years ago
• ucb-bar / hwacha-template
  Template for projects using the Hwacha data-parallel accelerator
  ☆34Updated 4 years ago
• AEW2015 / PYNQ_PR_Overlay
  Adding PR to the PYNQ Overlay
  ☆17Updated 8 years ago
• ztgao / ConvNN_FPGA_Accelerator
  ☆14Updated 9 years ago
• Xilinx / finn-base
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆31Updated 2 years ago
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆33Updated 5 years ago
• maeri-project / MAERI_bsv_isca2018
  MAERI public release
  ☆31Updated 3 years ago
• da-steve101 / binary_connect_cifar
  An implementation of a BinaryConnect network for cifar10
  ☆11Updated 5 years ago
• onioncc / iSmartDNN
  Light-weighted neural network inference for object detection on small-scale FPGA board
  ☆90Updated 6 years ago
• xyzxinyizhang / 2018-DAC-System-Design-Contest
  ☆53Updated 5 years ago