Alternatives and similar repositories for lechef

Users that are interested in lechef are comparing it to the libraries listed below

• logical / webtronix
  Webtronix is an online schematic drawing tool with Gnucap spice simulator.
  ☆39Updated 5 months ago
• jjchico / curso-verilog.v
  ☆10Updated 7 years ago
• SimonBuxx / LogiJS
  Discover and create logic circuits
  ☆48Updated 2 years ago
• uve-project / uve
  Unified Verification Environment
  ☆17Updated 8 years ago
• FPGAwars / icestudio-blocks
  Index of Icestudio resources: blocks, collections, icons, examples...
  ☆14Updated 3 years ago
• Alhadis / language-pcb
  Syntax highlighting for various PCB (Printed Circuit Board) formats.
  ☆20Updated 3 years ago
• FPGALibre / fpgacores
  IP cores for the FPGA Libre project
  ☆12Updated 7 years ago
• abetusk / bleepsix
  bleepsix
  ☆27Updated 4 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆51Updated 3 years ago
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆51Updated last year
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• s-macke / jor1k-sysroot
  This is the filesystem for jor1k
  ☆24Updated 4 years ago
• Obijuan / simplez-fpga
  Verilog implementation of the educational "Simplez" processor
  ☆42Updated last year
• JarrettR / PCBupvE
  Upverter Conversion Tool for PCBmodE
  ☆11Updated 5 years ago
• adilek / jirtdan
  Logic gates simulator
  ☆19Updated 2 years ago
• biosafetylvl5 / retr3d
  Building 3D Printers from E-Waste
  ☆24Updated 9 years ago
• balanx / vbpp
  Verilog PreProcessor.
  ☆10Updated 9 years ago
• Obijuan / ACC
  Apollo CPU Core in Verilog. For learning and having fun with open FPGA
  ☆44Updated 8 years ago
• wware / myblaze
  MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…
  ☆17Updated 12 years ago
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆26Updated 2 years ago
• ZipCPU / wbfmtx
  A wishbone controlled FM transmitter hack
  ☆23Updated last year
• mattvenn / frequency_counter
  Project 2.2 Frequency counter
  ☆11Updated last month
• AngelTerrones / Algol
  A RISC-V CPU (Outdated: using priviledge v1.7)
  ☆25Updated 6 years ago
• freand76 / digsim
  An interactive digital logic simulator with verilog support (Yosys)
  ☆22Updated last month
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 2 years ago
• JohnDMcMaster / uvscada
  UVNet data acquisition (DAQ). For doing process control or other monitoring.
  ☆18Updated 4 years ago
• freecores / mmuart
  Simple RS232 UART
  ☆12Updated 9 years ago
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆29Updated 6 years ago
• lawrie / verilog_examples
  Example code in Verilog for the Blackice II FPGA
  ☆28Updated 5 years ago