vkaravir / lechefLinks
Lechef - Logic Circuit Exercise Framework for visualizing and creating exercises on logic circuit basics in JavaScript
☆15Updated 10 years ago
Alternatives and similar repositories for lechef
Users that are interested in lechef are comparing it to the libraries listed below
Sorting:
- Webtronix is an online schematic drawing tool with Gnucap spice simulator.☆39Updated last week
- Discover and create logic circuits☆48Updated 2 years ago
- This is the base code using by the Mojo V3 to load the FPGA and act as a USB to serial port/ADC for the FPGA. This code is intended to be…☆35Updated 6 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- website for www.meowcad.com☆46Updated 3 years ago
- Icestudio collection with the blocks of the FPGA Jedi hardware Academy☆38Updated last year
- FPGA-based shield for Arduino☆72Updated 10 years ago
- bleepsix☆27Updated 4 years ago
- Export netlists from Yosys to DigitalJS☆51Updated this week
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆62Updated last year
- Experimental open FPGA IDE using Atom and Apio☆91Updated last year
- Logic circuit simulator with p5.js☆16Updated 2 weeks ago
- ☆65Updated 11 years ago
- Experimental graphic editor for open FPGAs.☆50Updated 9 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 6 years ago
- JavaScript PCB autorouter☆39Updated 7 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Updated 10 months ago
- Library of componentes for PySpice☆13Updated 5 years ago
- FPGA development in PlatformIO, using the Icestorm opensource toolchain☆21Updated 8 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- NN on FPGA☆22Updated 8 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Logisim CPU.☆33Updated 2 years ago
- Automatically generates analog circuits using evolutionary algorithms☆262Updated 12 years ago
- OpenFPGA☆34Updated 7 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- ZPUino HDL implementation☆90Updated 7 years ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 10 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago