SimonBuxx / LogiJS
Discover and create logic circuits
☆42Updated last year
Related projects ⓘ
Alternatives and complementary repositories for LogiJS
- Export netlists from Yosys to DigitalJS☆44Updated 9 months ago
- The Nand2tetris course, using icestudio for building hardware on Opensource FPGAs from the begining☆30Updated 4 months ago
- Z80 CPU for OpenFPGAs, with Icestudio☆75Updated 5 months ago
- My 32-bit RISC CPU for smallish FPGAs☆17Updated 2 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- SwapForth J1a processor for Icestudio☆12Updated 4 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 5 years ago
- ☆50Updated 7 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Updated 6 years ago
- Version 2 of my Crazy Small CPU☆67Updated 5 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆18Updated 4 years ago
- Mirror of git://git.zerfleddert.de/usb-driver☆18Updated 11 years ago
- ☆25Updated 4 years ago
- A logic circuit simulator made with p5.js library.☆63Updated last year
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago
- This is the text for my Cochise College CIS 221 Digital Logic class☆15Updated 4 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 4 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 7 years ago
- XC2064 bitstream documentation☆16Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- Assembler for the Digital example processor☆51Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 5 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation)☆35Updated 9 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 4 years ago
- A ZipCPU demonstration port for the icoboard☆17Updated 3 years ago