☆12Nov 27, 2019Updated 6 years ago
Alternatives and similar repositories for freeswjtu
Users that are interested in freeswjtu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Information about the NetFPGA 1G-CML card☆14Nov 3, 2014Updated 11 years ago
- 电子科技大学硕士毕设☆10Jun 4, 2019Updated 6 years ago
- ☆17Aug 18, 2020Updated 5 years ago
- OpenMV Documentation☆27May 2, 2026Updated last week
- ☆19Oct 11, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog implementation of Mersenne Twister PRNG☆31Jun 20, 2018Updated 7 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Pynq computer vision examples with an OV5640 camera☆61Mar 30, 2020Updated 6 years ago
- 100 MHz Differential Probe V2☆56Jan 23, 2026Updated 3 months ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆92Sep 12, 2018Updated 7 years ago
- Verilog Content Addressable Memory Module☆117Mar 2, 2022Updated 4 years ago
- ☆101Jul 1, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- A home for projects using the OpenMV Cam☆155Apr 16, 2026Updated 3 weeks ago
- it is a set for all the respository of the project.☆101Jul 23, 2019Updated 6 years ago
- Easily deploy models to FPGAs for ultra-low latency with Azure Machine Learning powered by Project Brainwave☆158May 31, 2023Updated 2 years ago
- ☆161Jan 28, 2025Updated last year
- ☆142Apr 24, 2015Updated 11 years ago
- Verilog digital signal processing components☆176Oct 30, 2022Updated 3 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆202Jan 10, 2024Updated 2 years ago
- OpenMV boards, schematics, and layout☆246Jul 20, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆243Apr 12, 2021Updated 5 years ago
- 南大软院保研攻略☆197May 26, 2024Updated last year
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆270May 6, 2023Updated 3 years ago
- ☆252Oct 13, 2020Updated 5 years ago
- A high performance current & magnetic field probe☆310Apr 3, 2023Updated 3 years ago
- Configure your Claude Code without pain☆628Apr 3, 2026Updated last month
- SDAccel Examples☆360May 20, 2022Updated 3 years ago
- ☆537Mar 27, 2022Updated 4 years ago
- ☆499Jul 15, 2025Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 关于2021年CS保研预推免通知公告的汇总☆390Jan 30, 2022Updated 4 years ago
- Open source nanovoltmeter☆447Nov 9, 2024Updated last year
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆597Jan 18, 2023Updated 3 years ago
- Verilog UART☆561Feb 27, 2025Updated last year
- ☆2,335Feb 9, 2026Updated 3 months ago
- 北大软微学子励志语录☆679Oct 28, 2024Updated last year
- 一个现代化的全栈 AI Chatbot 应用，使用 React 和 Cloudflare Workers 结合 Connect RPC 构建，通过 Tauri 支持 Web、移动 App 和桌面端☆564Jun 6, 2025Updated 11 months ago