“Build It. Test It. Publish It.” This year’s program emphasizes not only open-source design and tapeout, but also reproducible results, measurement, and dissemination through a dedicated workshop and publication opportunities. Build from your repo, test your chip, and publish the results!
☆101Sep 10, 2026Updated this week
Alternatives and similar repositories for sscs-chipathon-2026
Users that are interested in sscs-chipathon-2026 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆86Dec 16, 2025Updated 8 months ago
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆19Sep 6, 2025Updated last year
- ☆41Aug 28, 2026Updated 2 weeks ago
- ☆160Aug 19, 2026Updated 3 weeks ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Sep 4, 2026Updated last week
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆242Oct 6, 2025Updated 11 months ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 7 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,058Updated this week
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆20Updated this week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆26Aug 12, 2026Updated last month
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆20Sep 23, 2025Updated 11 months ago
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 4 months ago
- ☆40Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆29Apr 6, 2026Updated 5 months ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Jul 21, 2026Updated last month
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆239Sep 4, 2026Updated last week
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆19Aug 18, 2026Updated 3 weeks ago
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆19Apr 2, 2026Updated 5 months ago
- ☆39Updated this week
- GUI for gds2palace RFIC FEM simulation worklow☆32Sep 6, 2026Updated last week
- ☆96Jan 15, 2025Updated last year
- Introduction to Chip Design☆78Jul 3, 2026Updated 2 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆56Sep 4, 2026Updated last week
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆31Jun 5, 2025Updated last year
- https://caravel-user-project.readthedocs.io☆239Feb 25, 2025Updated last year
- Testfield: T593☆15Apr 27, 2026Updated 4 months ago
- ☆33Sep 3, 2025Updated last year
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 5 months ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 9 months ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆49Aug 11, 2026Updated last month
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆31Feb 14, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This project curates a comprehensive collection of research papers examining the relationship between artificial intelligence and sustain…☆18Updated this week
- A library of open PDK packages☆131Updated this week
- A neural network fast inference library implementing Coral Edge TPU emulator using AVX2.☆15Mar 30, 2022Updated 4 years ago
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆19Jun 18, 2025Updated last year
- cheriot-kudu is a 32-bit dual-issue RISC-V MCU core with CHERIoT support☆18Updated this week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 6 months ago
- Tiny Tapeout breakout PCBs☆21Aug 27, 2026Updated 2 weeks ago