“Build It. Test It. Publish It.” This year’s program emphasizes not only open-source design and tapeout, but also reproducible results, measurement, and dissemination through a dedicated workshop and publication opportunities. Build from your repo, test your chip, and publish the results!
☆106Oct 12, 2026Updated last week
Alternatives and similar repositories for sscs-chipathon-2026
Users that are interested in sscs-chipathon-2026 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Blocks & Bots: An Open Chip Playground augmented with LLMs. Please check: https://sscs.ieee.org/technical-committees/tc-ose/sscs-pico-des…☆87Sep 18, 2026Updated last month
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆19Sep 6, 2025Updated last year
- ☆43Aug 28, 2026Updated last month
- ☆169Aug 19, 2026Updated 2 months ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆252Oct 6, 2025Updated last year
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,145Updated this week
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆29Apr 6, 2026Updated 6 months ago
- SPARX: An Open-Source, Automated, Programmatically Generated, Frequency-Scalable Six-Port Receiver in 130-nm CMOS☆34Updated this week
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆21Sep 23, 2025Updated last year
- Evidence profiles for AI-generated RTL that expose what functional benchmarks miss. Seeking collaborators, design partners, and validatio…☆21Sep 28, 2026Updated 3 weeks ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Jul 21, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆49Updated this week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated 3 weeks ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆246Oct 6, 2026Updated 2 weeks ago
- is a comprehensive, cross-platform standalone application built for modern Analog IC Designers. It streamlines the $g_m/I_D$ design metho…☆19Apr 2, 2026Updated 6 months ago
- GUI for gds2palace RFIC FEM simulation worklow☆35Updated this week
- ☆40Oct 16, 2026Updated last week
- ☆96Jan 15, 2025Updated last year
- Introduction to Chip Design☆85Oct 10, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A Chip Design Automation Solution with Open Source EDA Tools.☆33Updated this week
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆32Jun 5, 2025Updated last year
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- https://caravel-user-project.readthedocs.io☆243Feb 25, 2025Updated last year
- ☆32Sep 3, 2025Updated last year
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits☆55Oct 14, 2026Updated last week
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆25Jan 20, 2021Updated 5 years ago
- This project curates a comprehensive collection of research papers examining the relationship between artificial intelligence and sustain…☆17Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆119Aug 21, 2024Updated 2 years ago
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆19Jun 18, 2025Updated last year
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆132May 14, 2022Updated 4 years ago
- A library of open PDK packages☆138Oct 13, 2026Updated last week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 11 months ago
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆32Feb 14, 2021Updated 5 years ago