A Linux-supported RISC-V SoC for FPGAs, described in Verilog HDL
☆23Aug 6, 2026Updated 2 months ago
Alternatives and similar repositories for RVComp
Users that are interested in RVComp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- ☆13Dec 1, 2024Updated last year
- ☆10Jan 15, 2023Updated 3 years ago
- Digital SuperTwin: digital twin of supercomputers☆13Nov 24, 2024Updated last year
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- ☆22Sep 26, 2025Updated last year
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- The Vulkan Tutorial adapted to SDL2, VMA, Slang, Volk, Imgui and pure functions.☆14Apr 21, 2025Updated last year
- Image Filters using Image processing in openCV☆12Dec 30, 2020Updated 5 years ago
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated 2 years ago
- Dr Sparsh's lecture slides on RISC-V ISA☆23Jun 9, 2025Updated last year
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 4 years ago
- 学ロボ2023で豊田高専が使ったモタドラ。kicad6☆13Jun 8, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SHARP X1 (CZ-800 series) compatible free IPL ROM.☆15Feb 23, 2022Updated 4 years ago
- Forum for AMD OpenGL and Vulkan graphics drivers☆18May 23, 2024Updated 2 years ago
- Extensive study and research on Udacity Self-driving Car Challenge 2☆10Dec 11, 2021Updated 4 years ago
- An exact Bayesian network structure learning software based on dynamic programming.☆14Jul 24, 2026Updated 2 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Understand how TCL scripting automates ASIC synthesis and timing analysis using Yosys & OpenTimer, with CSV/Excel inputs acting as fr…☆21Oct 26, 2025Updated 11 months ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago
- Provides the interface and basic tools for the KDE workspace.☆16Sep 28, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Minimal parts Oscilloscope☆14Feb 5, 2023Updated 3 years ago
- Linux OpenGL ABI Proposal☆19Oct 10, 2014Updated 12 years ago
- ☆13Jun 11, 2023Updated 3 years ago
- 踊るうんこのgif画像を生成します。☆17May 7, 2022Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆138Dec 17, 2023Updated 2 years ago
- mbed low-level HAL API☆15May 5, 2016Updated 10 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- This project is a port of the 1chipMSX to DEOCM + DE0-CV including modification of OCM-PLD.☆20Jun 19, 2019Updated 7 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆11Nov 17, 2025Updated 10 months ago
- This is a basic project that takes video stream from OV7670 camera and displays via VGA on Artix7 FPGA.☆15Oct 25, 2018Updated 7 years ago
- ☆18Sep 22, 2022Updated 4 years ago
- Monorepo containing a machine-readable database of the RISC-V specification and artifact generation tools☆223Updated this week
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆21Sep 28, 2026Updated last week