simonjhall / llvm_qpuLinks
Mirror of official llvm git repository located at http://llvm.org/git/llvm. Updated hourly.
☆13Updated 11 years ago
Alternatives and similar repositories for llvm_qpu
Users that are interested in llvm_qpu are comparing it to the libraries listed below
Sorting:
- Macro assembler for Broadcom VideoCore IV aka Raspberry Pi GPU☆68Updated last year
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- A Rust implementation of the posit number system☆33Updated 7 years ago
- Yet Another VHDL tool☆30Updated 8 years ago
- GNU Superoptimizer Version 2☆26Updated 4 years ago
- Beyond Floating Point - Posit C/C++ implementation☆301Updated last year
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Updated 6 years ago
- Compiler for the VC4CL OpenCL implementation☆119Updated 2 months ago
- the actual epiphany backend☆20Updated 12 years ago
- The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)☆94Updated 9 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 8 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Updated 10 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Updated 8 years ago
- Source code form the Parallella Chronicles Blog☆15Updated 10 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 11 months ago
- Open Processor Architecture☆26Updated 9 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Fun and Games with the Videocoreiv Quad Processor Units☆254Updated 9 years ago
- MRSIC32 ISA documentation and development☆91Updated 2 years ago
- Eye candy from an iCEBreaker FPGA and a 64×64 LED panel☆41Updated 6 years ago
- Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group☆78Updated 4 years ago
- GPU-side implementation of the OpenCL standard-library for VC4CL☆42Updated 3 years ago
- Sample minimal Vivado project for Parallella FPGA☆45Updated 9 years ago
- BSP implementation for the Parallella; the world's smallest supercomputer☆27Updated 8 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 9 years ago