simonjhall / llvm_qpuLinks
Mirror of official llvm git repository located at http://llvm.org/git/llvm. Updated hourly.
☆13Updated 11 years ago
Alternatives and similar repositories for llvm_qpu
Users that are interested in llvm_qpu are comparing it to the libraries listed below
Sorting:
- the actual epiphany backend☆20Updated 12 years ago
- Macro assembler for Broadcom VideoCore IV aka Raspberry Pi GPU☆66Updated last year
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Beyond Floating Point - Posit C/C++ implementation☆296Updated last year
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- A Rust implementation of the posit number system☆33Updated 6 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Updated 8 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Compiler for the VC4CL OpenCL implementation☆118Updated 2 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- OpenFPGA☆34Updated 7 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Source code form the Parallella Chronicles Blog☆15Updated 10 years ago
- Reference manual for ForwardCom instruction set and software standards☆168Updated 6 months ago
- ☆25Updated 10 years ago
- Fun and Games with the Videocoreiv Quad Processor Units☆251Updated 9 years ago
- The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)☆93Updated 9 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 5 months ago
- FPGA Design Suite based on C to Verilog design flow.☆245Updated 6 years ago
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆166Updated 7 years ago