simonjhall / llvm_qpuLinks
Mirror of official llvm git repository located at http://llvm.org/git/llvm. Updated hourly.
☆13Updated 11 years ago
Alternatives and similar repositories for llvm_qpu
Users that are interested in llvm_qpu are comparing it to the libraries listed below
Sorting:
- Macro assembler for Broadcom VideoCore IV aka Raspberry Pi GPU☆68Updated last year
- the actual epiphany backend☆20Updated 12 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)☆94Updated 9 years ago
- Yet Another VHDL tool☆30Updated 8 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- Fun and Games with the Videocoreiv Quad Processor Units☆254Updated 9 years ago
- Compiler for the VC4CL OpenCL implementation☆119Updated last month
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- Beyond Floating Point - Posit C/C++ implementation☆299Updated last year
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 10 months ago
- Python script for programming the iCEBlink40 development board under linux☆33Updated 7 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- A port of the GNU toolchain to the Raspberry Pi's VideoCore4 processor.☆142Updated 4 years ago
- ☆61Updated 2 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Updated 8 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 11 months ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 8 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆12Updated 2 years ago
- Language for composable analysis and generation of digital, analog, and RF signals☆58Updated 2 months ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Updated 10 years ago
- MRSIC32 ISA documentation and development☆91Updated 2 years ago
- A highly extensible ARM {e,si}mulator☆29Updated 10 months ago
- Library to program with streams, events, and to queue own functions into a stream.☆15Updated last month