simonjhall / llvm_qpuLinks
Mirror of official llvm git repository located at http://llvm.org/git/llvm. Updated hourly.
☆13Updated 11 years ago
Alternatives and similar repositories for llvm_qpu
Users that are interested in llvm_qpu are comparing it to the libraries listed below
Sorting:
- Macro assembler for Broadcom VideoCore IV aka Raspberry Pi GPU☆68Updated last year
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- the actual epiphany backend☆20Updated 12 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)☆94Updated 9 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆37Updated 10 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- Beyond Floating Point - Posit C/C++ implementation☆299Updated last year
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- Yet Another VHDL tool☆30Updated 8 years ago
- ☆24Updated 10 years ago
- Python script for programming the iCEBlink40 development board under linux☆33Updated 7 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Updated 6 years ago
- Compiler for the VC4CL OpenCL implementation☆119Updated last month
- Codeplay's tutorial LLDB-MSP430 - as presented at the 2016 EuroLLVM Developers' Meeting in Barcelona.☆10Updated 9 years ago
- Fun and Games with the Videocoreiv Quad Processor Units☆254Updated 9 years ago
- MRSIC32 ISA documentation and development☆91Updated 2 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 9 months ago
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 8 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 11 months ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- OpenFPGA☆34Updated 7 years ago
- Tutorial/starter code for setting up GCC for PSOC5 (ARM) in an open-source baremetal configuration.☆33Updated 11 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆12Updated 2 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆40Updated 2 months ago
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Updated 8 years ago
- Source code form the Parallella Chronicles Blog☆15Updated 10 years ago