sancus-tee / sancus-core
Minimal OpenMSP430 hardware extensions for isolation and attestation
☆22Updated last year
Alternatives and similar repositories for sancus-core:
Users that are interested in sancus-core are comparing it to the libraries listed below
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- Minimal RISC Extensions for Isolated Execution☆52Updated 5 years ago
- The MIT Sanctum processor top-level project☆28Updated 5 years ago
- SGXBounds: Memory Safety for Shielded Execution (compiler pass and runtime)☆32Updated 8 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution☆31Updated 7 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Compiler-based tool that protects Intel SGX applications against controlled-channel attacks☆27Updated 7 years ago
- ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.☆16Updated 2 weeks ago
- A Tool for the Static Analysis of Cache Side Channels☆40Updated 8 years ago
- Side-channel analysis setup for OpenTitan☆31Updated last month
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- ☆21Updated last year
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago
- RISC-V Security HC admin repo☆17Updated 3 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆19Updated 2 months ago
- ☆22Updated last year
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago
- Hardware-assisted Data-flow Isolation☆27Updated 7 years ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Updated 8 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- Tool to Analyze Speculative Execution Attacks and Mitigations☆55Updated 3 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆19Updated 4 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35Updated 3 years ago
- ☆19Updated 10 years ago
- ☆14Updated 7 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆65Updated last month
- ☆22Updated 5 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 6 months ago