Alternatives and similar repositories for sancus-core

Users that are interested in sancus-core are comparing it to the libraries listed below

• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• pwnall / sanctum
  Minimal RISC Extensions for Isolated Execution
  ☆53Updated 6 years ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆30Updated 5 years ago
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆18Updated 2 weeks ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆85Updated last year
• sslab-gatech / t-sgx
  Compiler-based tool that protects Intel SGX applications against controlled-channel attacks
  ☆27Updated 8 years ago
• Secure-AI-Systems-Group / Mastik
  GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/
  ☆39Updated 5 years ago
• martonbognar / gap-attacks
  The top repository for the code accompanying our paper "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Executi…
  ☆14Updated 2 years ago
• IntelLabs / c3-simulator
  C3-Simulator is a Simics-based functional simulator for the X86 C3 processor, including library and kernel support for pointer and data e…
  ☆19Updated 4 months ago
• CactiLab / BYOTee-Build-Your-Own-TEEs
  ☆22Updated last year
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆21Updated 2 years ago
• riscv-admin / trusted-computing
  ☆22Updated 2 years ago
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆19Updated 5 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 4 months ago
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆35Updated last month
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 6 months ago
• KULeuven-COSIC / ShowTime
  Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
  ☆13Updated last year
• dn0sar / frontal_poc
  Proof-of-Concept of the Frontal Attack
  ☆10Updated 2 years ago
• keystone-enclave / keystone-demo
  Demo host and enclave applications exercising most functionality.
  ☆32Updated 2 years ago
• riscvarchive / security
  RISC-V Security HC admin repo
  ☆18Updated 6 months ago
• ikizhvatov / pysca
  Toolbox for advanced differential power analysis of symmetric key cryptographic algorithm implementations
  ☆49Updated 6 years ago
• ChairImpSec / PROLEAD
  PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software
  ☆40Updated 3 weeks ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 6 years ago
• riscvarchive / riscv-tee
  ☆38Updated 2 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 2 years ago
• uec-hanken / tee-hardware
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆24Updated 2 years ago
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆34Updated 5 years ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆57Updated 2 months ago
• jovanbulck / sgx-pte
  Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution
  ☆33Updated 7 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆36Updated 4 years ago