Alternatives and similar repositories for sancus-core:

Users that are interested in sancus-core are comparing it to the libraries listed below

• pwnall / sanctum
  Minimal RISC Extensions for Isolated Execution
  ☆52Updated 5 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 6 years ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆28Updated 4 years ago
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆16Updated 5 months ago
• cacheaudit / cacheaudit
  A Tool for the Static Analysis of Cache Side Channels
  ☆39Updated 8 years ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 4 years ago
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 3 years ago
• sslab-gatech / t-sgx
  Compiler-based tool that protects Intel SGX applications against controlled-channel attacks
  ☆27Updated 7 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆35Updated 4 years ago
• Secure-AI-Systems-Group / Mastik
  GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/
  ☆37Updated 5 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆21Updated 2 years ago
• Secure-Embedded-Systems / Masked-AES-Implementation
  ☆21Updated 5 years ago
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 6 months ago
• IBM / ACE-RISCV
  Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for RISC-V with focus on a formally verified…
  ☆44Updated this week
• riscv-admin / trusted-computing
  ☆22Updated last year
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated 6 months ago
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆19Updated 4 years ago
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆12Updated last year
• zzyppo / tagged_security_riscv
  Implementation of Tagged Memory security policies into Rocket Core
  ☆10Updated 8 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆83Updated last year
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆46Updated 3 years ago
• ChairImpSec / PROLEAD
  PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software
  ☆38Updated last week
• jovanbulck / sgx-pte
  Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution
  ☆30Updated 6 years ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆53Updated 2 weeks ago
• DanGe42 / flush-reload
  [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack
  ☆61Updated 7 years ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆50Updated 5 years ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆86Updated this week
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆30Updated last week
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆20Updated last month
• sconecontainers / sconecontainers.github.io
  Scone Website
  ☆11Updated 2 months ago