Alternatives and similar repositories for sancus-core:

Users that are interested in sancus-core are comparing it to the libraries listed below

• pwnall / sanctum
  Minimal RISC Extensions for Isolated Execution
  ☆51Updated 5 years ago
• Secure-AI-Systems-Group / Mastik
  GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/
  ☆35Updated 5 years ago
• jovanbulck / sgx-pte
  Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution
  ☆30Updated 6 years ago
• sslab-gatech / t-sgx
  Compiler-based tool that protects Intel SGX applications against controlled-channel attacks
  ☆27Updated 7 years ago
• cacheaudit / cacheaudit
  A Tool for the Static Analysis of Cache Side Channels
  ☆39Updated 7 years ago
• jovanbulck / sgx-tutorial-space18
  Tutorial: Uncovering and mitigating side-channel leakage in Intel SGX enclaves
  ☆51Updated 5 years ago
• tudinfse / sgxbounds
  SGXBounds: Memory Safety for Shielded Execution (compiler pass and runtime)
  ☆32Updated 7 years ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆28Updated 4 years ago
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆15Updated 2 months ago
• IAIK / cache_template_attacks
  This repository contains several tools to perform Cache Template Attacks
  ☆144Updated last year
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 3 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆28Updated 6 years ago
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆18Updated 4 years ago
• veraison / veraison
  This repo is used for managing conversations about Veraison features
  ☆52Updated last year
• zzyppo / tagged_security_riscv
  Implementation of Tagged Memory security policies into Rocket Core
  ☆10Updated 8 years ago
• jaebaek / SGX-Shield
  SGX-Shield: Enabling Address Space Layout Randomization (ASLR) for SGX Programs
  ☆47Updated 6 years ago
• riscv-admin / trusted-computing
  ☆22Updated last year
• acsl-technion / cosmix
  A Compiler-based System for Secure Memory Instrumentation and Execution in Enclaves
  ☆28Updated 3 years ago
• DanGe42 / flush-reload
  [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack
  ☆59Updated 7 years ago
• KULeuven-COSIC / ShowTime
  Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
  ☆11Updated last year
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆43Updated 2 years ago
• SabaEskandarian / Fidelius
  Protecting user secrets from compromised browsers and operating systems
  ☆17Updated 6 years ago
• sconecontainers / sconecontainers.github.io
  Scone Website
  ☆11Updated this week
• shwetasshinde24 / Panoply
  Low-TCB Linux Applications with SGX Enclaves
  ☆35Updated 5 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• acsl-technion / eleos
  ExitLess services for SGX enclaves
  ☆32Updated 5 years ago
• martonbognar / gap-attacks
  The top repository for the code accompanying our paper "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Executi…
  ☆11Updated 2 years ago
• johnwilander / RIPE
  Buffer overflow testbed, research paper published at ACSAC 2011
  ☆91Updated 7 years ago
• jcb82 / aes_cache
  Research code to perform AES timing attacks circa 2006
  ☆16Updated 10 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 2 years ago