Alternatives and similar repositories for sancus-core

Users that are interested in sancus-core are comparing it to the libraries listed below

• pwnall / sanctum
  Minimal RISC Extensions for Isolated Execution
  ☆53Updated 6 years ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆30Updated 5 years ago
• draperlaboratory / hope-RIPE
  A port of the RIPE suite to RISC-V.
  ☆29Updated 7 years ago
• keystone-enclave / keystone-demo
  Demo host and enclave applications exercising most functionality.
  ☆31Updated 2 years ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆61Updated 4 months ago
• impedimentToProgress / A2
  ☆14Updated 8 years ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆86Updated last year
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆13Updated last year
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 9 months ago
• riscv-admin / trusted-computing
  ☆22Updated 2 years ago
• saiteja-talluri / Microarchitectural-attacks
  Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.
  ☆11Updated 6 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆37Updated 4 years ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆55Updated 6 years ago
• tudinfse / sgxbounds
  SGXBounds: Memory Safety for Shielded Execution (compiler pass and runtime)
  ☆33Updated 8 years ago
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆19Updated last month
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆22Updated 3 years ago
• sslab-gatech / t-sgx
  Compiler-based tool that protects Intel SGX applications against controlled-channel attacks
  ☆27Updated 8 years ago
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 4 years ago
• ChairImpSec / PROLEAD
  PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software　　　　　　　　　　　　　FIESTA - Fault Injection Evaluation with Statistic…
  ☆40Updated 3 weeks ago
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆92Updated 2 years ago
• 0x5ec1ab / rowhammer_armv8
  Trigger the rowhammer bug on ARMv8
  ☆34Updated 6 years ago
• riscvarchive / security
  RISC-V Security HC admin repo
  ☆18Updated 9 months ago
• kwonalbert / oram
  Recursive unified ORAM
  ☆15Updated 10 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆20Updated 4 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆27Updated 3 months ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 2 weeks ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 6 years ago
• CactiLab / BYOTee-Build-Your-Own-TEEs
  ☆24Updated last year
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆20Updated 5 years ago
• intel / qemu-sgx
  ☆71Updated 2 years ago