Modulation and Arbitrary Waveform Generator
☆20Feb 16, 2021Updated 5 years ago
Alternatives and similar repositories for mawg
Users that are interested in mawg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Gesture Recognition Based on ALTERA DE2-115 FPGA☆12Mar 18, 2014Updated 12 years ago
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆30Mar 18, 2023Updated 3 years ago
- Hardware interface for USB controller on DE2 FPGA Platform☆27Dec 24, 2021Updated 4 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆48Feb 22, 2017Updated 9 years ago
- Implementation of Sobel Filter in Verilog☆27Mar 10, 2017Updated 9 years ago
- ☆27Nov 2, 2017Updated 8 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆68Nov 2, 2021Updated 4 years ago
- "智能公交系统电子站牌设计"毕业设计单片机和微信小程序代码☆14Jan 11, 2023Updated 3 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Jan 15, 2018Updated 8 years ago
- PyTorch Tools for Synthetic Aperture Radar.☆14Jul 3, 2022Updated 3 years ago
- Signal generator designed with Nexy4 FPGA☆13May 14, 2023Updated 3 years ago
- Python dict to allow context managed thread safe and mutable iterations through a lock.☆10Apr 26, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Mar 10, 2019Updated 7 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 5 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 7 years ago
- Arduino Due Rust Example Application☆24Mar 16, 2020Updated 6 years ago
- Self-driving Model Car with RPi☆10Nov 27, 2020Updated 5 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆76Mar 8, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Realization of Lane Detection on CPU and implementation on FPGA using SDSOC and VIVADO. Key terms for used softwares: C++, OpenCV, xfOpe…☆20Apr 13, 2020Updated 6 years ago
- This repository contains the project proposal,code and final report for the implementation of the paper "Parallax Tolerant Image Stitchin…☆14Nov 29, 2018Updated 7 years ago
- A neural network built in Verilog for the DE1-SoC FPGA board for handwritten digit recognition.☆18Oct 11, 2019Updated 6 years ago
- ☆11Jul 3, 2021Updated 4 years ago
- CAN Protocol Controller☆41Jul 17, 2014Updated 11 years ago
- SDSoC example projects☆13Mar 13, 2021Updated 5 years ago
- Minimal implementation of MTF for measure quality of lens☆16Jun 10, 2013Updated 12 years ago
- C++ library for Infineon's BGT60LTR11AIP Radar☆14Updated this week
- Precision Time Protocol (ptp) tiny implementation aimed at embedding.☆13Mar 22, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- QPSK-Modem☆11Oct 7, 2012Updated 13 years ago
- Collection of LAZEY Projector related files☆16Sep 18, 2014Updated 11 years ago
- A face mask detector based on STM32F103ZET6 and Yolov4.☆22Mar 28, 2023Updated 3 years ago
- ☆27Jul 6, 2018Updated 7 years ago
- In this project, Canny edge detection, one of the efficient edge detection algorithms is implemented on a Zedboard FPGA using verilog. Th…☆26Oct 15, 2021Updated 4 years ago
- ☆11Dec 11, 2022Updated 3 years ago
- it uses adau1452 as DSP. Examples of working projects.☆13Oct 6, 2020Updated 5 years ago