Wi-Fi 经典协议书籍
☆157May 13, 2022Updated 4 years ago
Alternatives and similar repositories for wi-fi_books
Users that are interested in wi-fi_books are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆216May 31, 2022Updated 4 years ago
- Standard compliant implementation of the IEEE 802.11-FTM protocol in ns3.☆16Feb 13, 2023Updated 3 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆481Jan 29, 2023Updated 3 years ago
- ☆17Aug 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BLERP: BLE Re-Pairing Attacks and Defenses☆34Apr 3, 2026Updated 6 months ago
- Adaptive recursive wideband noise filter using the Recursive Least Squares (RLS) algorithm☆10Mar 5, 2016Updated 10 years ago
- 计算机组织与设计硬件软件接口 原书与伯克利大学哔哩哔哩视频课件☆22May 13, 2022Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆25Nov 7, 2018Updated 7 years ago
- OFDM baseband processing systerm based on IEEE 802.11a☆13Aug 3, 2020Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software☆4,826Sep 21, 2026Updated last week
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆21Feb 8, 2017Updated 9 years ago
- A Dataset For RSSI Analysis☆17Oct 29, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A MATLAB toolbox for simulating multi-channel communications.☆17Jun 4, 2025Updated last year
- TCP-IP_Illustrated TCP-IP协议簇与编程经典书籍☆61May 14, 2022Updated 4 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Software-Hardware Implementation of IEEE 802.11a Wifi Standard☆14Apr 17, 2023Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- 测试Kconfig系统☆17Sep 5, 2023Updated 3 years ago
- Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz☆47Jul 3, 2019Updated 7 years ago
- The resources of Wi-Fi protocols and resources.☆89Jul 11, 2020Updated 6 years ago
- This is my MTech Thesis Dissertation Topic.☆11Oct 21, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Precompiled firmware binaries for testing ESP32 chips on Wokwi☆12Updated this week
- ☆23Mar 15, 2025Updated last year
- Physical Layer Simulation of an IEEE 802.11 OFDM MIMO System☆36Jul 14, 2014Updated 12 years ago
- 基于电子墨水屏、ESP32 和 esp-idf v4.4 的自行车 GPS 码表，HITSZ 2022-2023 大一立项项目☆20Jan 10, 2024Updated 2 years ago
- DL tackling Massive-MIMO problems☆50Jul 22, 2020Updated 6 years ago
- DVB-S2 LDPC Decoder☆31Jul 17, 2014Updated 12 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- 轮询架构的zephyr项目蓝牙协议栈☆48May 15, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- NS3 Simulator of 802.11ax☆67Dec 15, 2017Updated 8 years ago
- ☆40Mar 23, 2025Updated last year
- ☆14Jun 30, 2019Updated 7 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆55Sep 17, 2017Updated 9 years ago
- Mini RISC-V toolchain for Linux consisting of compiler, simulator and disassembler.☆12Sep 29, 2022Updated 4 years ago
- A domain-specific-language and compiler for low-level bitstream processing.☆98May 1, 2017Updated 9 years ago