gergo- / ldrgenLinks
Liveness-driven random C code generator
☆41Updated last year
Alternatives and similar repositories for ldrgen
Users that are interested in ldrgen are comparing it to the libraries listed below
Sorting:
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆43Updated 5 years ago
- Automatic Binary Parallelisation☆43Updated 4 months ago
- Visualization of LLVM IR☆60Updated 11 years ago
- Verified, Incremental, Binary Editing with Synthesis☆52Updated 2 years ago
- Parser for the llvm bitcode format☆59Updated last week
- A tool for testing C compilers automatically☆21Updated 9 years ago
- Automatic inference of a formal specification of the x86_64 instruction set☆70Updated 9 years ago
- llvm opt fuzzer and bounded exhaustive test generator☆40Updated 2 years ago
- A toy code generator (i.e. "program synthesis") using the Z3 solver☆35Updated 7 years ago
- Linux kernel library functions formally verified.☆52Updated 4 years ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆118Updated 5 years ago
- print information from LLVM dataflow analyses☆13Updated 5 years ago
- Semantics of x86-64 in K☆156Updated 5 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆40Updated 4 months ago
- Alive (Automated LLVM's InstCombine Verifier) with automated reasoning for both integer and floating point peephole optimizations in LLVM☆32Updated 6 years ago
- Counter-example guided inductive synthesis (CEGIS) implementation for the SMT solver Z3 by Microsoft Research☆51Updated 8 years ago
- A study of the effect of relaxing too conservative conditions for generating UB-free compiler test-cases of Csmith’s code-generation and …☆16Updated 10 months ago
- OCaml library to transform an Llvm control flow graph in an SMT formula.☆13Updated 7 years ago
- CCG is a random C Code Generator☆44Updated 2 years ago
- Solving floating point SMT constraints on a GPU☆49Updated 4 years ago
- GoNative project: formal machines models in Coq☆36Updated 7 years ago
- Experimental translation of llvm to smt.☆57Updated 5 years ago
- Generation of mutant programs☆20Updated 6 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆131Updated 5 years ago
- SMT solver for the theory of floating-point arithmetic☆26Updated 7 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆22Updated 3 years ago
- A SAT solver implementation in VHDL, team tussle☆20Updated 9 years ago
- ☆52Updated 9 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- Binsec/Rel is an extension of Binsec that implements relational symbolic execution for constant-time verification and secret-erasure at b…☆33Updated 5 months ago