gergo- / ldrgen
Liveness-driven random C code generator
☆41Updated 10 months ago
Alternatives and similar repositories for ldrgen:
Users that are interested in ldrgen are comparing it to the libraries listed below
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆41Updated 5 years ago
- ☆52Updated 9 years ago
- Automatic Binary Parallelisation☆43Updated 2 months ago
- Parser for the llvm bitcode format☆59Updated last month
- SMT solver for the theory of floating-point arithmetic☆26Updated 7 years ago
- Visualization of LLVM IR☆60Updated 11 years ago
- A toy code generator (i.e. "program synthesis") using the Z3 solver☆35Updated 7 years ago
- Verified, Incremental, Binary Editing with Synthesis☆54Updated 2 years ago
- A tool for testing C compilers automatically☆21Updated 9 years ago
- A study of the effect of relaxing too conservative conditions for generating UB-free compiler test-cases of Csmith’s code-generation and …☆16Updated 8 months ago
- Linux kernel library functions formally verified.☆52Updated 4 years ago
- Counter-example guided inductive synthesis (CEGIS) implementation for the SMT solver Z3 by Microsoft Research☆51Updated 8 years ago
- Program synthesis tools and utilities for LLVM.☆20Updated last year
- Verifying x86 semantics☆10Updated 7 years ago
- Experimental MLIR based points-to analysis tool☆16Updated 2 weeks ago
- Example implementation of Arm's Architecture Specification Language (ASL)☆115Updated 5 years ago
- Experimental translation of llvm to smt.☆56Updated 5 years ago
- GoNative project: formal machines models in Coq☆36Updated 7 years ago
- print information from LLVM dataflow analyses☆13Updated 5 years ago
- Alive (Automated LLVM's InstCombine Verifier) with automated reasoning for both integer and floating point peephole optimizations in LLVM☆30Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- ☆28Updated last month
- A benchmark for C program verification☆16Updated last year
- Example implementation of Arm's Architecture Specification Language (ASL)☆41Updated last month
- Semantic model for aspects of ELF static linking and DWARF debug information☆44Updated 4 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆79Updated last month
- Generation of mutant programs☆20Updated 6 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆126Updated 5 years ago
- Automatic inference of a formal specification of the x86_64 instruction set☆69Updated 9 years ago
- A library for binary analysis and rewriting☆47Updated last year