gergo- / ldrgenLinks
Liveness-driven random C code generator
☆42Updated 4 months ago
Alternatives and similar repositories for ldrgen
Users that are interested in ldrgen are comparing it to the libraries listed below
Sorting:
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆45Updated 5 years ago
- Automatic inference of a formal specification of the x86_64 instruction set☆71Updated 9 years ago
- llvm opt fuzzer and bounded exhaustive test generator☆46Updated 3 years ago
- Automatic Binary Parallelisation☆43Updated 9 months ago
- print information from LLVM dataflow analyses☆13Updated 5 years ago
- Parser for the llvm bitcode format☆60Updated last week
- A toy code generator (i.e. "program synthesis") using the Z3 solver☆35Updated 8 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Updated 3 years ago
- Visualization of LLVM IR☆60Updated 11 years ago
- Verified, Incremental, Binary Editing with Synthesis☆54Updated 2 years ago
- Instruction decoder microbenchmark suite☆11Updated 8 years ago
- Linux kernel library functions formally verified.☆52Updated last week
- A tool for testing C compilers automatically☆21Updated 9 years ago
- Solving floating point SMT constraints on a GPU☆49Updated 4 years ago
- SMT solver for the theory of floating-point arithmetic☆26Updated 7 years ago
- TInA is an automated, generic, verification-friendly and trustworthy lifting technique turning GNU-style inline assembly into semanticall…☆29Updated 4 years ago
- ☆52Updated 9 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆49Updated 2 weeks ago
- Semantic model for aspects of ELF static linking and DWARF debug information☆50Updated 4 months ago
- Semantics of x86-64 in K☆162Updated 5 years ago
- A library for binary analysis and rewriting☆49Updated 2 years ago
- A SAT solver implementation in VHDL, team tussle☆21Updated 9 years ago
- Manipulate C-family ASTs with Clang☆68Updated 7 years ago
- reverse engineering branch predictors☆18Updated 9 years ago
- Counter-example guided inductive synthesis (CEGIS) implementation for the SMT solver Z3 by Microsoft Research☆55Updated 8 years ago
- Markup source code showing optimizations☆36Updated 5 years ago
- "CF3" is a C compiler test suite targeting arithmetic optimization.☆37Updated 8 years ago
- Nsolv - A front-end that allows multiple SMTLIBv2 compliant solvers to executed in parallel.☆12Updated 12 years ago
- GoNative project: formal machines models in Coq☆36Updated 8 years ago
- CCG is a random C Code Generator☆43Updated 3 years ago