gergo- / ldrgenLinks
Liveness-driven random C code generator
☆42Updated last month
Alternatives and similar repositories for ldrgen
Users that are interested in ldrgen are comparing it to the libraries listed below
Sorting:
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆44Updated 5 years ago
- llvm opt fuzzer and bounded exhaustive test generator☆40Updated 2 years ago
- Automatic inference of a formal specification of the x86_64 instruction set☆71Updated 9 years ago
- Automatic Binary Parallelisation☆43Updated 6 months ago
- A toy code generator (i.e. "program synthesis") using the Z3 solver☆35Updated 7 years ago
- Instruction decoder microbenchmark suite☆11Updated 7 years ago
- Semantics of x86-64 in K☆158Updated 5 years ago
- Parser for the llvm bitcode format☆59Updated last month
- SMT solver for the theory of floating-point arithmetic☆26Updated 7 years ago
- Linux kernel library functions formally verified.☆52Updated 4 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Updated 3 years ago
- Semantic model for aspects of ELF static linking and DWARF debug information☆49Updated last month
- Verified, Incremental, Binary Editing with Synthesis☆52Updated 2 years ago
- ☆52Updated 9 years ago
- print information from LLVM dataflow analyses☆13Updated 5 years ago
- Visualization of LLVM IR☆60Updated 11 years ago
- A library for binary analysis and rewriting☆48Updated last year
- CCG is a random C Code Generator☆44Updated 3 years ago
- Alive (Automated LLVM's InstCombine Verifier) with automated reasoning for both integer and floating point peephole optimizations in LLVM☆32Updated 6 years ago
- Solving floating point SMT constraints on a GPU☆49Updated 4 years ago
- A tool for testing C compilers automatically☆21Updated 9 years ago
- Delta Pointers: Buffer Overflow Checks Without the Checks (EuroSys'18)☆55Updated 3 years ago
- Generation of mutant programs☆20Updated 6 years ago
- ☆88Updated 3 years ago
- Counter-example guided inductive synthesis (CEGIS) implementation for the SMT solver Z3 by Microsoft Research☆51Updated 8 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆48Updated 6 months ago
- Tools to process ARM's Machine Readable Architecture Specification☆133Updated 5 years ago
- A SAT solver implementation in VHDL, team tussle☆21Updated 9 years ago
- OCaml library to transform an Llvm control flow graph in an SMT formula.☆13Updated 7 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago