linkaimin / xdzsView external linksLinks
☆19Sep 22, 2021Updated 4 years ago
Alternatives and similar repositories for xdzs
Users that are interested in xdzs are comparing it to the libraries listed below
Sorting:
- 基于OpenCV的刷脸考勤＆人脸校验＆用户管理系统（源码＆教程）☆11Nov 25, 2023Updated 2 years ago
- ☆12Jul 12, 2022Updated 3 years ago
- ☆18Jul 27, 2023Updated 2 years ago
- ☆32Jul 28, 2025Updated 6 months ago
- Train and test Unet in keras, deploy in openvino (c++), add pybind11 binding (for Python).☆23Mar 8, 2020Updated 5 years ago
- Leveraging LangChain to call Xunfei SparkLLM to serve multi-round conversation☆18Aug 31, 2023Updated 2 years ago
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆39Mar 29, 2022Updated 3 years ago
- Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more☆42Jul 28, 2024Updated last year
- QT+NCNN实现安卓系统下的AI计算☆44Feb 4, 2022Updated 4 years ago
- V-REP integrated with OpenAI Gym☆47Feb 5, 2019Updated 7 years ago
- FPGA实现简单的图像处理算法☆70Mar 26, 2023Updated 2 years ago
- [MobiCom 24] Efficient and Adaptive DNN inference under changeable memory budgets☆58Jan 22, 2025Updated last year
- 该仓库为RM2023雷达站所用到的yolo神经网络训练数据集，包含车和装甲板（上交格式）。同时有yolov5 6.0的训练环境，可以在本地进行训练和测试☆84Jun 16, 2024Updated last year
- some interesting demos for starters☆94Dec 2, 2022Updated 3 years ago
- It's a simulator based on Unity for RoboMaster. You can use it to get some labeled dataset for deep learning☆90Jun 9, 2023Updated 2 years ago
- 沈阳航空航天大学TUP战队 2023赛季雷达程序☆93May 21, 2024Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆147Jun 23, 2024Updated last year
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- Example LED blinking project for your FPGA dev board of choice☆190Feb 3, 2026Updated last week
- framework for developing RoboMaster Electric Control programmes☆263Oct 26, 2024Updated last year
- YouBot Control demos on V-REP platform.☆226Apr 19, 2023Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆223Aug 25, 2020Updated 5 years ago
- NJU Virtual Board☆299Sep 5, 2025Updated 5 months ago
- Implement Tiny YOLO v3 on ZYNQ☆307Apr 14, 2025Updated 9 months ago
- Open, Modular, Deep Learning Accelerator☆327Apr 10, 2024Updated last year
- Tutorial notebooks for hls4ml☆404Jan 20, 2026Updated 3 weeks ago
- A lightweight Arduino framework for Keil projects.☆385May 13, 2025Updated 9 months ago
- C++ port of Simple online and realtime tracking(SORT)☆495Dec 29, 2021Updated 4 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆732Apr 21, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆625Aug 13, 2024Updated last year
- Linux on LiteX-VexRiscv☆685Dec 29, 2025Updated last month
- A template project for beginning new Chisel work☆690Jan 29, 2026Updated 2 weeks ago
- We ❤️ Interns!☆718Jan 15, 2026Updated 3 weeks ago
- Machine learning compiler based on MLIR for Sophgo TPU.☆859Feb 6, 2026Updated last week
- All in one vscode plugin for HDL development☆1,031May 26, 2025Updated 8 months ago
- A RISC-V ELF psABI Document☆830Feb 6, 2026Updated last week
- [CVPR 2024] LMDrive: Closed-Loop End-to-End Driving with Large Language Models☆863Apr 14, 2025Updated 10 months ago