Alternatives and similar repositories for risk-vee

Users that are interested in risk-vee are comparing it to the libraries listed below

• nsauzede / cpu86
  🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA
  ☆44Updated 5 months ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 5 years ago
• robinsonb5 / ZPUFlex
  A highly-configurable and compact variant of the ZPU processor core
  ☆34Updated 9 years ago
• sehugg / nanoasm
  a tiny configurable assembler for Verilog projects
  ☆11Updated 3 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆37Updated 4 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• wsoltys / multicomp
  Simple custom computer on a FPGA
  ☆26Updated 11 years ago
• ElEctric-EyE / verilog-6502
  This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
  ☆20Updated 5 years ago
• mikeakohn / micro68k
  Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.
  ☆15Updated last year
• adumont / AlexForth6809
  AlexForth for 6809 processor
  ☆9Updated last year
• wel97459 / FPGACosmacELF
  A re-creation of a Cosmac ELF computer, Coded in SpinalHDL
  ☆41Updated 4 years ago
• MorrisMA / MAM65C02-Processor-Core
  Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)
  ☆55Updated 8 years ago
• BigEd / verilog-6502
  This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL
  ☆20Updated 12 years ago
• samawati / j1eforth
  eForth for the j1 simulator and actual J1 FPGAs
  ☆35Updated 10 years ago
• lisper / cpus-pdp11
  FPGA based PDP-11 cpu
  ☆18Updated 9 years ago
• jbush001 / MiteCPU
  Minimal microprocessor
  ☆20Updated 7 years ago
• jamesbowman / sincos
  Efficient implementations of the transcendental functions
  ☆27Updated 8 years ago
• brouhaha / cosmac
  RCA COSMAC CDP1802 functional equivalent CPU core in VHDL
  ☆26Updated 7 years ago
• skiphansen / pano_man
  Simulation of the classic Pacman arcade game on a PanoLogic thin client.
  ☆34Updated 5 years ago
• bradleyeckert / chad
  A self-hosting Forth for J1-style CPUs
  ☆28Updated last year
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆16Updated 2 years ago
• shirriff / TICalculatorJSSimulator
  Simulate a 4-function TI calculator and the Sinclair Scientific calculator using the original source code
  ☆29Updated 7 years ago
• ThorKn / J1-forth
  Forth for the J1-CPU
  ☆19Updated 8 years ago
• lipro / tv80
  The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)
  ☆10Updated 9 years ago
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆13Updated 2 years ago
• jamesbowman / verilog1802
  The RCA 1802 in Verilog
  ☆19Updated 6 months ago
• emeb / icestick_6502
  A small 6502 system build on a Lattice Icestick FPGA development board
  ☆15Updated 6 years ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆35Updated last year
• emeb / up5k_basic
  A small 6502 system with MS BASIC in ROM
  ☆54Updated 6 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago