Alternatives and similar repositories for Veecom

Users that are interested in Veecom are comparing it to the libraries listed below

• s-rah / pseudos
  A little risc-v assembly OS that can run DOOM on a QEMU riscv64 Virt
  ☆45Updated 10 months ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆142Updated last year
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆50Updated 2 years ago
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆113Updated 2 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆87Updated last year
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆33Updated 3 years ago
• johnwinans / riscv-toolchain-install-guide
  How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs
  ☆56Updated 11 months ago
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆46Updated 2 years ago
• rockytriton / LLD
  ☆166Updated 2 years ago
• rj45 / rj32
  A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.
  ☆120Updated 2 years ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆67Updated last year
• mathis-s / Compiler
  From-scratch C compiler for my custom 16-bit CPU
  ☆70Updated 2 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆220Updated last year
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆37Updated 2 years ago
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆53Updated last year
• lowbyteproductions / RISC-V-Emulator
  ☆50Updated 2 years ago
• jborza / emuriscv
  RISC-V emulator in C
  ☆33Updated 3 years ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆191Updated 3 months ago
• merledu / nucleusrv
  NucleusRV - A 32-bit 5 staged pipelined risc-v core.
  ☆66Updated last month
• popovicu / risc-v-bare-metal-fake-bios
  Code for the "fake BIOS" RISC-V example
  ☆25Updated last year
• slu4coder / Minimal-UART-CPU-System
  Legacy: TTL-only CPU featuring UART I/O, an expansion port, 512KB SSD at up to 10MHz clock speed
  ☆166Updated last year
• mirimmad / riscv
  RISC-V(RV32IM) emulator with support for syscalls.
  ☆28Updated last year
• cpantel / DVGHV
  Designing Video Game Hardware in Verilog
  ☆26Updated 5 years ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆143Updated last week
• eddiewastaken / logisim-discrete-CPU
  An 8-Bit (mostly) discrete CPU, built in Logisim.
  ☆65Updated 2 years ago
• rhythm16 / rpi4-bare-metal
  an operating system for the Raspberry Pi 4B in the making
  ☆57Updated last year
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆233Updated 10 months ago
• Toms42 / logisim-RISC-V-CPU
  ☆20Updated 8 years ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core and use it on FPGA.
  ☆142Updated this week
• adzialocha / 8bit
  Notes on building a 8bit CPU
  ☆53Updated 7 years ago