Mazin-O3 / VeecomLinks
Simple Yet Powerful RISC-V Computer
☆122Updated last year
Alternatives and similar repositories for Veecom
Users that are interested in Veecom are comparing it to the libraries listed below
Sorting:
- A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.☆128Updated 3 years ago
- Simple risc-v emulator, able to run linux, written in C.☆146Updated last year
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆57Updated 2 years ago
- Standalone C compiler for RISC-V and ARM☆97Updated last year
- Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…☆70Updated 2 years ago
- RISC-V Assembly Language Programming☆243Updated 3 weeks ago
- An 8-Bit (mostly) discrete CPU, built in Logisim.☆74Updated 3 years ago
- Tiny programs from various sources, for testing softcores☆137Updated 5 months ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆123Updated 3 years ago
- Bare metal RISC-V assembly hello world☆63Updated 4 years ago
- Designing Video Game Hardware in Verilog☆27Updated 6 years ago
- From-scratch C compiler for my custom 16-bit CPU☆72Updated 2 years ago
- Version 2 of my Crazy Small CPU☆76Updated 7 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆75Updated 2 years ago
- A basic working RISCV emulator written in C☆76Updated last year
- Tutorial on building your own CPU, in Verilog☆35Updated 3 years ago
- Notes on building a 8bit CPU☆56Updated 8 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆177Updated last week
- Assembler for the Digital example processor☆58Updated 2 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆73Updated 3 weeks ago
- Port of MIT's xv6 OS to 32 bit RISC V☆43Updated 3 years ago
- RISC-V(RV32IM) emulator with support for syscalls.☆30Updated 2 years ago
- The code for the RISC-V from scratch blog post series.☆95Updated 5 years ago
- BtSR1 and BJX2 ISA / CPU Architecture☆28Updated last week
- A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.☆19Updated last year
- Basis of a RISC-V parser to be used for linters or assemblers.☆48Updated 4 years ago
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆55Updated last month
- A little risc-v assembly OS that can run DOOM on a QEMU riscv64 Virt☆49Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- an operating system for the Raspberry Pi 4B in the making☆61Updated last year