Alternatives and similar repositories for Veecom

Users that are interested in Veecom are comparing it to the libraries listed below

• s-rah / pseudos
  A little risc-v assembly OS that can run DOOM on a QEMU riscv64 Virt
  ☆44Updated 10 months ago
• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆66Updated last year
• rj45 / rj32
  A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.
  ☆119Updated 2 years ago
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆111Updated 3 months ago
• eddiewastaken / logisim-discrete-CPU
  An 8-Bit (mostly) discrete CPU, built in Logisim.
  ☆65Updated 2 years ago
• mathis-s / Compiler
  From-scratch C compiler for my custom 16-bit CPU
  ☆69Updated 2 years ago
• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆96Updated 2 years ago
• lowbyteproductions / RISC-V-Emulator
  ☆50Updated 2 years ago
• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆37Updated 2 years ago
• leonicolas / computer-8bits
  A basic 8-bits computer created with LogiSim digital circuit simulator
  ☆107Updated 4 years ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆141Updated last year
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆48Updated 2 years ago
• sysprog21 / semu
  A minimalist RISC-V system emulator capable of running Linux kernel
  ☆261Updated 2 weeks ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆88Updated 4 years ago
• fmash16 / riscv_emulator
  A basic working RISCV emulator written in C
  ☆65Updated last year
• johnwinans / rvddt
  RISC-V Dynamic Debugging Tool
  ☆47Updated 2 years ago
• Toms42 / logisim-RISC-V-CPU
  ☆20Updated 7 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆143Updated 10 years ago
• adzialocha / 8bit
  Notes on building a 8bit CPU
  ☆53Updated 7 years ago
• rtfb / riscv-hobby-os
  ☆28Updated 10 months ago
• johnwinans / riscv-toolchain-install-guide
  How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs
  ☆56Updated 11 months ago
• lightcode / 8bit-computer
  A simple 8-bit computer build in Verilog.
  ☆61Updated 8 months ago
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆33Updated 3 years ago
• slu4coder / Minimal-UART-CPU-System
  Legacy: TTL-only CPU featuring UART I/O, an expansion port, 512KB SSD at up to 10MHz clock speed
  ☆166Updated last year
• fallingcat / HomebrewGPU
  HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection a…
  ☆205Updated last year
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆143Updated 3 weeks ago
• redfast00 / RCPU
  A pure Python 16 bits CPU emulator
  ☆47Updated 5 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆83Updated last year
• merledu / nucleusrv
  NucleusRV - A 32-bit 5 staged pipelined risc-v core.
  ☆66Updated 3 weeks ago
• kaneton / appendix-bios
  IBM AT 80286 BIOS
  ☆128Updated 10 years ago