Alternatives and similar repositories for Veecom:

Users that are interested in Veecom are comparing it to the libraries listed below

• splinedrive / lets_build_a_compiler_for_riscv
  A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw
  ☆95Updated 2 years ago
• rj45 / rj32
  A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.
  ☆115Updated 2 years ago
• pineapple-one / logisim-simulation
  Simulation in Logisim-Evolution HC
  ☆34Updated 3 years ago
• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆66Updated last year
• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆34Updated 2 years ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆138Updated 11 months ago
• fallingcat / HomebrewGPU
  HomebrewGPU is a simple ray tracing GPU on FPGA which implements basic ray-primitive intersection, BVH traversal, shadowing, reflection a…
  ☆204Updated last year
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆87Updated 4 years ago
• jborza / emuriscv
  RISC-V emulator in C
  ☆31Updated 3 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆83Updated 10 months ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆141Updated 5 months ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆45Updated 2 years ago
• johnwinans / rvalp
  RISC-V Assembly Language Programming
  ☆227Updated 8 months ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆141Updated 10 years ago
• cpantel / DVGHV
  Designing Video Game Hardware in Verilog
  ☆26Updated 5 years ago
• BrunoLevy / TinyPrograms
  Tiny programs from various sources, for testing softcores
  ☆105Updated last month
• rj45 / digilogic
  digilogic is a high speed digital circuit simulator / schematic capture
  ☆26Updated last month
• johnwinans / riscv-toolchain-install-guide
  How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs
  ☆53Updated 9 months ago
• adzialocha / 8bit
  Notes on building a 8bit CPU
  ☆53Updated 7 years ago
• s-rah / pseudos
  A little risc-v assembly OS that can run DOOM on a QEMU riscv64 Virt
  ☆44Updated 8 months ago
• 0BAB1 / HOLY_CORE_COURSE
  Learn how to build our own RV32I core and use it on FPGA.
  ☆114Updated last week
• stevehoover / LF-Building-a-RISC-V-CPU-Core
  ☆369Updated 3 weeks ago
• rtfb / riscv-hobby-os
  ☆28Updated 9 months ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆88Updated 2 years ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆55Updated 3 years ago
• mirimmad / riscv
  RISC-V(RV32IM) emulator with support for syscalls.
  ☆28Updated last year
• RobertBaruch / riscv-reboot
  ☆42Updated 4 years ago
• DoctorWkt / CSCv2
  Version 2 of my Crazy Small CPU
  ☆69Updated 6 years ago
• AZHenley / riscv-parser
  Basis of a RISC-V parser to be used for linters or assemblers.
  ☆47Updated 3 years ago
• slu4coder / Minimal-UART-CPU-System
  Legacy: TTL-only CPU featuring UART I/O, an expansion port, 512KB SSD at up to 10MHz clock speed
  ☆162Updated 10 months ago