Simple Yet Powerful RISC-V Computer
☆128Jul 12, 2026Updated 3 months ago
Alternatives and similar repositories for Veecom
Users that are interested in Veecom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Jun 2, 2017Updated 9 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆18Nov 4, 2017Updated 8 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 3 years ago
- ☆15Jul 27, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 16-bit computer implemented in Logisim, which follows the architecture of the Hack computer☆18Jul 9, 2023Updated 3 years ago
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 5 years ago
- A minimalistic single-cycle RISC-V platform for demonstrational and educational purposes in Logisim Evolution.☆27May 17, 2023Updated 3 years ago
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 4 years ago
- A custom 8-bit computer and software suite☆24Oct 10, 2021Updated 5 years ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆62Mar 5, 2023Updated 3 years ago
- Ben Eaters SAP-1 Architecture Implemented by Me.☆14May 17, 2023Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆231Feb 19, 2026Updated 8 months ago
- A RISC-V VP with SUBLEQ microcode☆13Sep 29, 2022Updated 4 years ago
- Computer Architecture Simulator for RISC-V and TOY☆14Aug 12, 2025Updated last year
- 8-bit RISC Processor on Logisim☆14Oct 1, 2020Updated 6 years ago
- ☆14May 15, 2022Updated 4 years ago
- A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.☆136Sep 24, 2022Updated 4 years ago
- This repository is the original work of Paul Nankervis and originally lived at this location: https://skn.noip.me/pdp11/pdp11.html☆20Nov 23, 2022Updated 3 years ago
- A Logisim component library containing an emulated W65C02S CPU☆66Mar 22, 2022Updated 4 years ago
- Logic Simulation of James Sharman's 8-bit Pipelined CPU https://www.youtube.com/watch?v=3iHag4k4yEg&list=PLFhc0MFC8MiCDOh3cGFji3qQfXziB9y…☆49Dec 3, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 4 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 5 years ago
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆67May 16, 2026Updated 5 months ago
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- A small and simple 8-bit CPU built in Logisim. The project also includes an assembler and a manual for those who want to learn how a proc…☆37Mar 1, 2026Updated 7 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆43Jul 18, 2026Updated 3 months ago
- Cartridge for Commodore 64. It can fit 16pcs of 8 or 16kB ROM images. Supports regular and ultimax ROM images. ROM selection is done with…☆13Apr 13, 2025Updated last year
- Rust support for the open-source NEORV32 RISC-V microcontroller.☆14Feb 19, 2026Updated 8 months ago
- Schematics and programs for my homebrew 8-bit computer☆10Sep 17, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Schematics, board layouts, and code for adding a homebrew keyboard to your electronics projects☆10Oct 4, 2022Updated 4 years ago
- A simple 16-bit CPU built in Logisim☆58Apr 15, 2019Updated 7 years ago
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆16Jun 4, 2023Updated 3 years ago
- Z80 emulator for RunCPM and Labcenter Proteus☆15Oct 19, 2016Updated 10 years ago
- Commodore C64 core for the Tang Nano 20K Primer 25K Mega 60k Mega 138K Pro Console60k/138k FPGA☆138Sep 3, 2026Updated last month
- A Risc-V SoC for Tiny Tapeout☆61Oct 20, 2026Updated last week
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆16Oct 5, 2025Updated last year