Simple Yet Powerful RISC-V Computer
☆124Jan 17, 2025Updated last year
Alternatives and similar repositories for Veecom
Users that are interested in Veecom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Jun 2, 2017Updated 8 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Running COBOL on the wild!? No OS required, works with multiboot☆11Jul 31, 2023Updated 2 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆62Mar 5, 2023Updated 3 years ago
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 4 years ago
- A basic 8-bits computer created with LogiSim digital circuit simulator☆134Nov 17, 2025Updated 5 months ago
- ☆15Jul 27, 2018Updated 7 years ago
- Digital logic designer and simulator☆131Updated this week
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- A port of the gcc compiler suite to the Motorola 6809 processor☆13May 17, 2017Updated 8 years ago
- OV7670 camera, ST7735 screen and others on ice40 ultraplus fpga (breakout board)☆16Jun 14, 2020Updated 5 years ago
- Simple As Possible (SAP) 1 Computer Design in Logisim☆18Jun 29, 2021Updated 4 years ago
- ☆43Apr 2, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Experiments with Cologne Chip's GateMate FPGA architecture☆18Nov 16, 2023Updated 2 years ago
- Cartridge for Commodore 64. It can fit 16pcs of 8 or 16kB ROM images. Supports regular and ultimax ROM images. ROM selection is done with…☆13Apr 13, 2025Updated last year
- 8-bit computer built (almost) entirely out of TTL logic chips☆14Jul 15, 2022Updated 3 years ago
- Logic Simulation of James Sharman's 8-bit Pipelined CPU https://www.youtube.com/watch?v=3iHag4k4yEg&list=PLFhc0MFC8MiCDOh3cGFji3qQfXziB9y…☆47Dec 3, 2020Updated 5 years ago
- This is a personal project which purpose is to learn computer architecture by implementing the Hack Computer.☆12Aug 30, 2021Updated 4 years ago
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 3 years ago
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆79Apr 29, 2026Updated last week
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Synthesizable Uxn CPU☆17Jul 14, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 7 months ago
- Z80 emulator for RunCPM and Labcenter Proteus☆15Oct 19, 2016Updated 9 years ago
- A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.☆131Sep 24, 2022Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A space invaders arcade cabinet frontend for the 21st century 8080 microprocessor☆10Mar 14, 2023Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- Simple demonstration of using the RISC-V Vector extension☆51Apr 18, 2024Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 10 months ago
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- BtSR1 and BJX2 ISA / CPU Architecture☆28Apr 27, 2026Updated last week
- Simulation of Ben Eater's 8 bit computer running in the logic simulator called Digital☆20Dec 11, 2022Updated 3 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆12Dec 14, 2024Updated last year
- Programming algorithm for ATF22V10C Generic Array Logic chip.☆14Jan 21, 2018Updated 8 years ago
- Disable the Force Stop & Uninstall button in Manage Application using Device Administration in Android.☆11Feb 12, 2014Updated 12 years ago
- The holy grail of preprocessor metaprogramming : (actually) turing complete macros☆10Mar 11, 2022Updated 4 years ago
- A hobby unix-like operating system☆11Jun 5, 2024Updated last year