Simple Yet Powerful RISC-V Computer
☆124Jan 17, 2025Updated last year
Alternatives and similar repositories for Veecom
Users that are interested in Veecom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Jun 2, 2017Updated 8 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆18Nov 4, 2017Updated 8 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Ben Eaters SAP-1 Architecture Implemented by Me.☆14May 17, 2023Updated 3 years ago
- Running COBOL on the wild!? No OS required, works with multiboot☆11Jul 31, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆62Mar 5, 2023Updated 3 years ago
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 4 years ago
- A basic 8-bits computer created with LogiSim digital circuit simulator☆135Nov 17, 2025Updated 6 months ago
- ☆15Jul 27, 2018Updated 7 years ago
- Digital logic designer and simulator☆132May 21, 2026Updated last week
- A port of the gcc compiler suite to the Motorola 6809 processor☆13May 17, 2017Updated 9 years ago
- Simple As Possible (SAP) 1 Computer Design in Logisim☆18Jun 29, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆43Apr 2, 2018Updated 8 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- 16-bit computer in Logism☆23Dec 31, 2019Updated 6 years ago
- Cartridge for Commodore 64. It can fit 16pcs of 8 or 16kB ROM images. Supports regular and ultimax ROM images. ROM selection is done with…☆13Apr 13, 2025Updated last year
- Logic Simulation of James Sharman's 8-bit Pipelined CPU https://www.youtube.com/watch?v=3iHag4k4yEg&list=PLFhc0MFC8MiCDOh3cGFji3qQfXziB9y…☆47Dec 3, 2020Updated 5 years ago
- This is a personal project which purpose is to learn computer architecture by implementing the Hack Computer.☆12Aug 30, 2021Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last month
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 3 years ago
- 68K binaries for the Advanced Mac Substitute emulator☆24Apr 12, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Synthesizable Uxn CPU☆18Jul 14, 2022Updated 3 years ago
- 4 Bit CPU build in Logisim Evolution, with Compiler and IDE.☆33Nov 2, 2020Updated 5 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 7 months ago
- Z80 emulator for RunCPM and Labcenter Proteus☆15Oct 19, 2016Updated 9 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A space invaders arcade cabinet frontend for the 21st century 8080 microprocessor☆10Mar 14, 2023Updated 3 years ago
- Simple demonstration of using the RISC-V Vector extension☆51Apr 18, 2024Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆53Dec 2, 2025Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago
- BtSR1 and BJX2 ISA / CPU Architecture☆28Updated this week
- Simulation of Ben Eater's 8 bit computer running in the logic simulator called Digital☆20Dec 11, 2022Updated 3 years ago
- 16-bit computer implemented in Logisim, which follows the architecture of the Hack computer☆18Jul 9, 2023Updated 2 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆13Dec 14, 2024Updated last year
- Programming algorithm for ATF22V10C Generic Array Logic chip.☆14Jan 21, 2018Updated 8 years ago