Simple Yet Powerful RISC-V Computer
☆127Jul 12, 2026Updated last month
Alternatives and similar repositories for Veecom
Users that are interested in Veecom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Jun 2, 2017Updated 9 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆18Nov 4, 2017Updated 8 years ago
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated 2 months ago
- Ben Eaters SAP-1 Architecture Implemented by Me.☆14May 17, 2023Updated 3 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆62Mar 5, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 5 years ago
- Simple As Possible (SAP) 1 Computer Design in Logisim☆19Jun 29, 2021Updated 5 years ago
- This repository is the original work of Paul Nankervis and originally lived at this location: https://skn.noip.me/pdp11/pdp11.html☆16Nov 23, 2022Updated 3 years ago
- ☆15Jul 27, 2018Updated 8 years ago
- Digital logic designer and simulator☆134Aug 21, 2026Updated last week
- A port of the gcc compiler suite to the Motorola 6809 processor☆14May 17, 2017Updated 9 years ago
- ☆14May 15, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆45Apr 2, 2018Updated 8 years ago
- OV7670 camera, ST7735 screen and others on ice40 ultraplus fpga (breakout board)☆16Jun 14, 2020Updated 6 years ago
- 8-bit computer built (almost) entirely out of TTL logic chips☆14Jul 15, 2022Updated 4 years ago
- Cartridge for Commodore 64. It can fit 16pcs of 8 or 16kB ROM images. Supports regular and ultimax ROM images. ROM selection is done with…☆13Apr 13, 2025Updated last year
- Logic Simulation of James Sharman's 8-bit Pipelined CPU https://www.youtube.com/watch?v=3iHag4k4yEg&list=PLFhc0MFC8MiCDOh3cGFji3qQfXziB9y…☆48Dec 3, 2020Updated 5 years ago
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 3 years ago
- Implementation of RV32I in Logisim-evolution.☆27Sep 19, 2023Updated 2 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- This is a personal project which purpose is to learn computer architecture by implementing the Hack Computer.☆12Aug 30, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Schematics, board layouts, and code for adding a homebrew keyboard to your electronics projects☆10Oct 4, 2022Updated 3 years ago
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆78Jun 26, 2026Updated 2 months ago
- 16-bit computer implemented in Logisim, which follows the architecture of the Hack computer☆18Jul 9, 2023Updated 3 years ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- 4 Bit CPU build in Logisim Evolution, with Compiler and IDE.☆33Nov 2, 2020Updated 5 years ago
- Synthesizable Uxn CPU☆18Jul 14, 2022Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Jul 23, 2026Updated last month
- A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.☆139Sep 24, 2022Updated 3 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 10 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆20Updated this week
- ☆63Feb 10, 2026Updated 6 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- ☆19Nov 24, 2025Updated 9 months ago
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- Simple demonstration of using the RISC-V Vector extension☆51Apr 18, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago