Mazin-O3 / VeecomLinks
Simple Yet Powerful RISC-V Computer
☆121Updated 10 months ago
Alternatives and similar repositories for Veecom
Users that are interested in Veecom are comparing it to the libraries listed below
Sorting:
- A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.☆127Updated 3 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆56Updated 2 years ago
- A c/RISCV of "Let's Build a Compiler" by Jack Crenshaw☆117Updated 3 years ago
- Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…☆69Updated 2 years ago
- Standalone C compiler for RISC-V and ARM☆95Updated last year
- RISC-V Assembly Language Programming☆241Updated last year
- Simple risc-v emulator, able to run linux, written in C.☆144Updated last year
- A little risc-v assembly OS that can run DOOM on a QEMU riscv64 Virt☆49Updated last year
- Bare metal RISC-V assembly hello world☆63Updated 4 years ago
- Tiny programs from various sources, for testing softcores☆136Updated 3 months ago
- Tutorial on building your own CPU, in Verilog☆35Updated 3 years ago
- The code for the RISC-V from scratch blog post series.☆95Updated 5 years ago
- Basis of a RISC-V parser to be used for linters or assemblers.☆48Updated 4 years ago
- TinyGPUs, making graphics hardware for 1990s games☆162Updated 2 months ago
- From-scratch C compiler for my custom 16-bit CPU☆73Updated 2 years ago
- Legacy: TTL-only CPU featuring UART I/O, an expansion port, 512KB SSD at up to 10MHz clock speed☆178Updated 4 months ago
- ☆39Updated 7 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆75Updated 2 years ago
- An 8-Bit (mostly) discrete CPU, built in Logisim.☆72Updated 3 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆209Updated last month
- Notes on building a 8bit CPU☆54Updated 7 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆73Updated 2 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆177Updated 3 weeks ago
- BtSR1 and BJX2 ISA / CPU Architecture☆28Updated 3 weeks ago
- Code for the "fake BIOS" RISC-V example☆35Updated 2 years ago
- A basic working RISCV emulator written in C☆74Updated last year
- Assembler for the Digital example processor☆56Updated 2 years ago
- ☆21Updated 8 years ago
- QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.☆75Updated last year
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆55Updated last week