Simple Yet Powerful RISC-V Computer
☆126Jul 12, 2026Updated 2 weeks ago
Alternatives and similar repositories for Veecom
Users that are interested in Veecom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Jun 2, 2017Updated 9 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆18Nov 4, 2017Updated 8 years ago
- Ben Eaters SAP-1 Architecture Implemented by Me.☆14May 17, 2023Updated 3 years ago
- Running COBOL on the wild!? No OS required, works with multiboot☆11Jul 31, 2023Updated 2 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆62Mar 5, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated 2 years ago
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 5 years ago
- A basic 8-bits computer created with LogiSim digital circuit simulator☆137Nov 17, 2025Updated 8 months ago
- This repository is the original work of Paul Nankervis and originally lived at this location: https://skn.noip.me/pdp11/pdp11.html☆16Nov 23, 2022Updated 3 years ago
- ☆15Jul 27, 2018Updated 8 years ago
- Digital logic designer and simulator☆134Jun 29, 2026Updated last month
- A port of the gcc compiler suite to the Motorola 6809 processor☆13May 17, 2017Updated 9 years ago
- ☆14May 15, 2022Updated 4 years ago
- ☆45Apr 2, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 8-bit computer built (almost) entirely out of TTL logic chips☆14Jul 15, 2022Updated 4 years ago
- OV7670 camera, ST7735 screen and others on ice40 ultraplus fpga (breakout board)☆16Jun 14, 2020Updated 6 years ago
- Logic Simulation of James Sharman's 8-bit Pipelined CPU https://www.youtube.com/watch?v=3iHag4k4yEg&list=PLFhc0MFC8MiCDOh3cGFji3qQfXziB9y…☆48Dec 3, 2020Updated 5 years ago
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 3 years ago
- Implementation of RV32I in Logisim-evolution.☆27Sep 19, 2023Updated 2 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- This is a personal project which purpose is to learn computer architecture by implementing the Hack Computer.☆12Aug 30, 2021Updated 4 years ago
- Z80 emulator for RunCPM and Labcenter Proteus☆15Oct 19, 2016Updated 9 years ago
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆15Jun 4, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆79Jun 26, 2026Updated last month
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- 4 Bit CPU build in Logisim Evolution, with Compiler and IDE.☆33Nov 2, 2020Updated 5 years ago
- Synthesizable Uxn CPU☆18Jul 14, 2022Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Updated this week
- A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.☆139Sep 24, 2022Updated 3 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 9 months ago
- ☆20Sep 12, 2025Updated 10 months ago
- ☆62Feb 10, 2026Updated 5 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- ☆19Nov 24, 2025Updated 8 months ago
- A linux'ish build system for System on Chip designs, based on GHDL☆14Dec 14, 2024Updated last year
- Simple demonstration of using the RISC-V Vector extension☆51Apr 18, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Simple UTF library for C++☆13Jul 28, 2022Updated 4 years ago