Simple Yet Powerful RISC-V Computer
☆125Jan 17, 2025Updated last year
Alternatives and similar repositories for Veecom
Users that are interested in Veecom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Jun 2, 2017Updated 9 years ago
- A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.☆18Nov 4, 2017Updated 8 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Jun 27, 2026Updated last week
- Ben Eaters SAP-1 Architecture Implemented by Me.☆14May 17, 2023Updated 3 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆62Mar 5, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Implementation of RV32I in Logisim-evolution.☆26Sep 19, 2023Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆228Feb 19, 2026Updated 4 months ago
- Simulation in Logisim-Evolution HC☆34Jun 30, 2021Updated 5 years ago
- A basic 8-bits computer created with LogiSim digital circuit simulator☆137Nov 17, 2025Updated 7 months ago
- This repository is the original work of Paul Nankervis and originally lived at this location: https://skn.noip.me/pdp11/pdp11.html☆16Nov 23, 2022Updated 3 years ago
- ☆15Jul 27, 2018Updated 7 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- A port of the gcc compiler suite to the Motorola 6809 processor☆13May 17, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simple As Possible (SAP) 1 Computer Design in Logisim☆19Jun 29, 2021Updated 5 years ago
- ☆45Apr 2, 2018Updated 8 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Cartridge for Commodore 64. It can fit 16pcs of 8 or 16kB ROM images. Supports regular and ultimax ROM images. ROM selection is done with…☆13Apr 13, 2025Updated last year
- 8-bit computer built (almost) entirely out of TTL logic chips☆14Jul 15, 2022Updated 3 years ago
- Logic Simulation of James Sharman's 8-bit Pipelined CPU https://www.youtube.com/watch?v=3iHag4k4yEg&list=PLFhc0MFC8MiCDOh3cGFji3qQfXziB9y…☆48Dec 3, 2020Updated 5 years ago
- This is a personal project which purpose is to learn computer architecture by implementing the Hack Computer.☆12Aug 30, 2021Updated 4 years ago
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 3 years ago
- 68K binaries for the Advanced Mac Substitute emulator☆24Jun 26, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆79Jun 26, 2026Updated last week
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Synthesizable Uxn CPU☆18Jul 14, 2022Updated 3 years ago
- 4 Bit CPU build in Logisim Evolution, with Compiler and IDE.☆33Nov 2, 2020Updated 5 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 9 months ago
- Z80 emulator for RunCPM and Labcenter Proteus☆15Oct 19, 2016Updated 9 years ago
- A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.☆136Sep 24, 2022Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A space invaders arcade cabinet frontend for the 21st century 8080 microprocessor☆11Mar 14, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆54Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago
- BtSR1 and BJX2 ISA / CPU Architecture☆28Jun 26, 2026Updated last week
- 16-bit computer implemented in Logisim, which follows the architecture of the Hack computer☆18Jul 9, 2023Updated 3 years ago
- ☆12May 15, 2022Updated 4 years ago