Alternatives and similar repositories for learning-riscv

Users that are interested in learning-riscv are comparing it to the libraries listed below

• sunshaoce / rvcc-course
  ☆90Updated last year
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆227Updated 4 years ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆358Updated 2 years ago
• runninglinuxkernel / riscv_programming_practice
  ☆218Updated 2 years ago
• NJU-ProjectN / fceux-am
  ☆100Updated 10 months ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆93Updated 7 years ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆67Updated last month
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆192Updated last year
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆291Updated 2 weeks ago
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆294Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆291Updated 3 weeks ago
• plctlab / PLCT-Weekly
  软件所PLCT实验室在开源领域的不定期简报
  ☆641Updated 3 weeks ago
• hellollvm / nanpanjiang-project
  由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。
  ☆38Updated 2 months ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆43Updated 2 years ago
• nkgongxl / ucoreonrv
  ☆51Updated 5 years ago
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆163Updated last month
• Hanseltu / kaleidoscope-tutorial
  My First Language Frontend with LLVM Tutorial in Chinese
  ☆78Updated 2 years ago
• weedge / perf-book-cn
  https://github.com/dendibakh/perf-book gitbook在线电子书，翻译成中文原始markdown文档
  ☆102Updated 9 months ago
• NJU-ProjectN / abstract-machine
  A minimal, modularized, and machine-independent hardware abstraction layer
  ☆504Updated last month
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆133Updated last year
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆174Updated 4 years ago
• P2Tree / LLVM_for_cpu0
  This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.
  ☆257Updated 3 years ago
• TuringKi / Gitbook-Computer-Architecture-A-Quantitative-Approach-6th-Chinese
  【持续更新中】计算机体系结构：量化研究方法（第六版）汉化
  ☆38Updated 3 years ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆145Updated 4 years ago
• arch-simulator-sig / quard-star-tutorial-2021
  QuardStar Tutorial is all you need !
  ☆17Updated last year
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆147Updated last year
• oscomp / os-competition-info
  "全国大学生操作系统比赛2025"相关信息
  ☆280Updated 3 months ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆191Updated last year
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆161Updated 8 months ago
• Martins3 / Martins3.github.io
  Scratchpad about Linux, Compiler and Virtualization
  ☆75Updated last year