sunshaoce/learning-riscv external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

sunshaoce/learning-riscv

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/sunshaoce/learning-riscv)

Close

sunshaoce / learning-riscvView on GitHubMore

• External links
• Readme badge

入门RISC-V的手册

☆64Aug 22, 2024Updated last year

Alternatives and similar repositories for learning-riscv

Users that are interested in learning-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• msyksphinz-self / riscv-vector-tests

  View on GitHub
  Original test vector of RISC-V Vector Extension
  ☆14Mar 23, 2021Updated 5 years ago
• hankshyu / RISC-V_MAC

  View on GitHub
  MAC system with IEEE754 compatibility
  ☆14Nov 22, 2023Updated 2 years ago
• AsFigo / MathLib

  View on GitHub
  MathLib DAC 2023 version
  ☆13Sep 11, 2023Updated 2 years ago
• ksco / chibicc-riscv

  View on GitHub
  A fork of chibicc ported to RISC-V assembly.
  ☆46May 19, 2022Updated 4 years ago
• BriMonzZY / multi-mode-fft-processor

  View on GitHub
  R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point
  ☆19Dec 23, 2025Updated 7 months ago
• Simple, predictable pricing with DigitalOcean hosting • Ad
  Always know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
• open-dv / dma_axi

  View on GitHub
  ☆16Apr 21, 2019Updated 7 years ago
• OpenXiangShan / CPU2006LiteWrapper

  View on GitHub
  ☆14Apr 28, 2026Updated 3 months ago
• reger-men / HPL_GPU

  View on GitHub
  High-Performance Linpack Benchmark adopted version for GPU backend
  ☆12Sep 12, 2022Updated 3 years ago
• yuhsuan-t / NPU-Architecture

  View on GitHub
  CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations
  ☆21May 4, 2017Updated 9 years ago
• HLRJ / Cpu0_For_LLVM17

  View on GitHub
  给llvm17.0.6添加一个新后端Cpu0
  ☆12Apr 22, 2024Updated 2 years ago
• sunshaoce / rvcc-course

  View on GitHub
  ☆96Apr 22, 2024Updated 2 years ago
• laplaceyc / Parallel-Programing

  View on GitHub
  This repo is "NTHU Parallel Programing" course project.
  ☆10Dec 5, 2017Updated 8 years ago
• compiler-dev / llvm-rv

  View on GitHub
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Dec 21, 2020Updated 5 years ago
• pulp-platform / axi_llc

  View on GitHub
  ☆36Jul 29, 2026Updated 2 weeks ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• plctlab / llvm-project

  View on GitHub
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆161Sep 3, 2025Updated 11 months ago
• wanderingnail / AXI_DMA

  View on GitHub
  ☆21Nov 18, 2022Updated 3 years ago
• sunshaoce / rvcc

  View on GitHub
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆367Jun 3, 2023Updated 3 years ago
• hugulas / perftools-intro

  View on GitHub
  性能分析工具在线书
  ☆23Sep 23, 2019Updated 6 years ago
• c-sky / xuantie-vector-demos

  View on GitHub
  ☆10Sep 1, 2020Updated 5 years ago
• tinalinux / package

  View on GitHub
  ☆14Jun 23, 2017Updated 9 years ago
• WenbinZhu / CSE231-LLVM-Project

  View on GitHub
  UCSD CSE231 Advanced Compiler - LLVM project
  ☆12Mar 28, 2017Updated 9 years ago
• QingtangDing / DCSR

  View on GitHub
  Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution
  ☆10May 7, 2024Updated 2 years ago
• jserv / mt-redis

  View on GitHub
  A multi-thread Redis implementation with RCU
  ☆18May 22, 2025Updated last year
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• hemashushu / practice-toy-wasm-vm-go

  View on GitHub
  practice-toy-wasm-vm-go
  ☆11Apr 20, 2022Updated 4 years ago
• merledu / azadi-soc

  View on GitHub
  Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.
  ☆34Aug 28, 2023Updated 2 years ago
• dzaima / intrinsics-viewer

  View on GitHub
  x86-64, ARM, and RVV intrinsics viewer
  ☆79Jun 18, 2026Updated last month
• plctlab / PLCT-Open-Reports

  View on GitHub
  PLCT实验室的公开演讲，或者决定公开的组内报告
  ☆1,145Sep 3, 2025Updated 11 months ago
• nekosilverfox / CPP

  View on GitHub
  💻 C++ 由简及繁，学习历程
  ☆13Nov 1, 2021Updated 4 years ago
• ying32 / rust-vcl

  View on GitHub
  cross-platform rust GUI
  ☆14Sep 6, 2020Updated 5 years ago
• JishinMaster / simd_utils

  View on GitHub
  A header only library implementing common mathematical functions using SIMD intrinsics
  ☆120May 1, 2026Updated 3 months ago
• ISRC-CAS / tarsier-monthly

  View on GitHub
  Monthly Progress Reports for RISC-V Operating Systems
  ☆12Sep 30, 2023Updated 2 years ago
• cquwei-cx / cpu20220108

  View on GitHub
  MIPS 57条指令五级流水线cpu (verilog实现+详细注释)
  ☆11Jan 11, 2022Updated 4 years ago
• Deploy to Railway using AI coding agents - Free Credits Offer • Ad
  Use Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
• mediaic / MSoC-HLS

  View on GitHub
  Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]
  ☆12Jun 15, 2021Updated 5 years ago
• iVishalr / GEMM

  View on GitHub
  Fast Matrix Multiplication Implementation in C programming language. This matrix multiplication algorithm is similar to what Numpy uses t…
  ☆42Jun 6, 2021Updated 5 years ago
• Aquaticfuller / OpenExSys_CoherentCache

  View on GitHub
  OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.
  ☆25Mar 25, 2025Updated last year
• ic-lab-duth / DRIM-S

  View on GitHub
  DUTH RISC-V Superscalar Microprocessor
  ☆35Oct 23, 2024Updated last year
• Lucifaer / head_first_javarasp

  View on GitHub
  一些Java RASP demo
  ☆11Sep 26, 2019Updated 6 years ago
• starryious / NWU-latex-template

  View on GitHub
  A LaTeX beamer theme template for NWU students (Northwest University).
  ☆10Jun 13, 2024Updated 2 years ago
• silicon-vlsi / SI2021-03-CMOS-VLSI

  View on GitHub
  ☆15Jun 28, 2021Updated 5 years ago