sunshaoce/learning-riscv external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

sunshaoce/learning-riscv

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/sunshaoce/learning-riscv)

Close

sunshaoce / learning-riscvView on GitHubMore

• External links
• Readme badge

入门RISC-V的手册

☆63Aug 22, 2024Updated last year

Alternatives and similar repositories for learning-riscv

Users that are interested in learning-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• jiegec / rvv-kernels

  View on GitHub
  Implements kernels with RISC-V Vector
  ☆22Mar 24, 2023Updated 3 years ago
• rivosinc / veclibm

  View on GitHub
  Vector math library using RISC-V vector ISA via C intrinsic
  ☆25Mar 27, 2026Updated 2 months ago
• msyksphinz-self / riscv-vector-tests

  View on GitHub
  Original test vector of RISC-V Vector Extension
  ☆14Mar 23, 2021Updated 5 years ago
• Boucii / RISC-V-Ladder

  View on GitHub
  An out-of-order, dual issueed RISC-V core and SOC, a working project.
  ☆10Apr 24, 2023Updated 3 years ago
• plctlab / riscv-cluster

  View on GitHub
  Towards a million-node RISC-V cluster.
  ☆14Mar 6, 2025Updated last year
• AI Agents on DigitalOcean Gradient AI Platform • Ad
  Build production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
• mollybuild / RISCV-Measurement

  View on GitHub
  This is a repo for recording and reporting RISCV platform's test and measurement continuously.
  ☆60Dec 19, 2023Updated 2 years ago
• BriMonzZY / multi-mode-fft-processor

  View on GitHub
  R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point
  ☆19Dec 23, 2025Updated 5 months ago
• Aquaticfuller / OpenExSys_CoherentCache

  View on GitHub
  OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.
  ☆22Mar 25, 2025Updated last year
• ksco / chibicc-riscv

  View on GitHub
  A fork of chibicc ported to RISC-V assembly.
  ☆45May 19, 2022Updated 4 years ago
• OpenXiangShan / CPU2006LiteWrapper

  View on GitHub
  ☆14Apr 28, 2026Updated last month
• ksco / rvld

  View on GitHub
  Learn how to write a minimal working linker from scratch
  ☆111Apr 24, 2024Updated 2 years ago
• yuhsuan-t / NPU-Architecture

  View on GitHub
  CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations
  ☆22May 4, 2017Updated 9 years ago
• chad-q / andes-vector-riscv-dv

  View on GitHub
  Andes Vector Extension support added to riscv-dv
  ☆18May 29, 2020Updated 6 years ago
• Nikola2444 / RISC-V-vector-processor

  View on GitHub
  ☆15Sep 27, 2022Updated 3 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• open-dv / dma_axi

  View on GitHub
  ☆16Apr 21, 2019Updated 7 years ago
• dzaima / intrinsics-viewer

  View on GitHub
  x86-64, ARM, and RVV intrinsics viewer
  ☆81May 27, 2026Updated 2 weeks ago
• sunshaoce / rvcc-course

  View on GitHub
  ☆97Apr 22, 2024Updated 2 years ago
• Nuclei-Software / nuclei-ai-library

  View on GitHub
  Nuclei AI Library Optimized For RISC-V Vector
  ☆15Oct 15, 2025Updated 8 months ago
• scarv / scarv-cpu

  View on GitHub
  SCARV: a side-channel hardened RISC-V platform
  ☆28Jan 11, 2023Updated 3 years ago
• iammituraj / skid_buffer

  View on GitHub
  Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.
  ☆32Nov 3, 2025Updated 7 months ago
• compiler-dev / llvm-rv

  View on GitHub
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Dec 21, 2020Updated 5 years ago
• sunshaoce / rvcc

  View on GitHub
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆366Jun 3, 2023Updated 3 years ago
• wanderingnail / AXI_DMA

  View on GitHub
  ☆20Nov 18, 2022Updated 3 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• elongbug / llvm-cookbook

  View on GitHub
  llvm-cookbook samples
  ☆83Jan 10, 2018Updated 8 years ago
• plctlab / llvm-project

  View on GitHub
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆160Sep 3, 2025Updated 9 months ago
• hugulas / perftools-intro

  View on GitHub
  性能分析工具在线书
  ☆23Sep 23, 2019Updated 6 years ago
• gmpy / rwcheck

  View on GitHub
  A tool to do read/write test for embedded devices.
  ☆11May 7, 2020Updated 6 years ago
• c-sky / xuantie-vector-demos

  View on GitHub
  ☆10Sep 1, 2020Updated 5 years ago
• nekosilverfox / CPP

  View on GitHub
  💻 C++ 由简及繁，学习历程
  ☆13Nov 1, 2021Updated 4 years ago
• AsFigo / MathLib

  View on GitHub
  MathLib DAC 2023 version
  ☆13Sep 11, 2023Updated 2 years ago
• WenbinZhu / CSE231-LLVM-Project

  View on GitHub
  UCSD CSE231 Advanced Compiler - LLVM project
  ☆12Mar 28, 2017Updated 9 years ago
• tinalinux / package

  View on GitHub
  ☆14Jun 23, 2017Updated 8 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• DongshanPI / DongshanPI-D1s_BareMetal

  View on GitHub
  国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！
  ☆18May 9, 2024Updated 2 years ago
• laplaceyc / Parallel-Programing

  View on GitHub
  This repo is "NTHU Parallel Programing" course project.
  ☆10Dec 5, 2017Updated 8 years ago
• embedded-explorer / Open-Source-RTL-Design

  View on GitHub
  This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop
  ☆44Jun 6, 2021Updated 5 years ago
• merledu / azadi-soc

  View on GitHub
  Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.
  ☆32Aug 28, 2023Updated 2 years ago
• QingtangDing / DCSR

  View on GitHub
  Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution
  ☆10May 7, 2024Updated 2 years ago
• deepin-community / deepin-riscv-board

  View on GitHub
  ☆12Feb 8, 2023Updated 3 years ago
• hemashushu / practice-toy-wasm-vm-go

  View on GitHub
  practice-toy-wasm-vm-go
  ☆11Apr 20, 2022Updated 4 years ago