Alternatives and similar repositories for learning-riscv:

Users that are interested in learning-riscv are comparing it to the libraries listed below

• sunshaoce / rvcc-course
  ☆84Updated 11 months ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆215Updated 3 years ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆339Updated last year
• NJU-ProjectN / fceux-am
  ☆91Updated 4 months ago
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆79Updated 10 months ago
• runninglinuxkernel / riscv_programming_practice
  ☆203Updated last year
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆86Updated 7 years ago
• ISRC-CAS / riscv-isa-manual-cn
  ☆148Updated last year
• iiicp / subc-llvm
  实现一个子集c编译器，后端基于llvm20
  ☆1Updated 2 weeks ago
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆219Updated 10 months ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆36Updated last year
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆170Updated 3 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆180Updated 11 months ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆135Updated 7 months ago
• Hanseltu / kaleidoscope-tutorial
  My First Language Frontend with LLVM Tutorial in Chinese
  ☆72Updated last year
• IEAST / Enjoy_milkv_duo
  ☆10Updated 11 months ago
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆38Updated 2 years ago
• nkgongxl / ucoreonrv
  ☆50Updated 4 years ago
• USTC-System-Courses / CECS-Lab
  ☆34Updated last year
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆63Updated 6 months ago
• xiaoyu1998 / llvm-cpu0
  LLVM Backend tutorial Cpu0
  ☆21Updated last year
• hellollvm / nanpanjiang-project
  由HelloLLVM社区主席邱吉博士发起，联合HelloGCC等技术社区，推出了「南盘江计划」，致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。
  ☆34Updated last year
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆101Updated 11 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆148Updated 5 months ago
• OpenXiangShan / NEMU
  ☆269Updated this week
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆267Updated 3 months ago
• Chocopy-LLVM / chocopy-llvm
  ChocoPy LLVM Repo
  ☆75Updated 2 years ago
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆54Updated 3 months ago
• P2Tree / LLVM_for_cpu0
  This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.
  ☆239Updated 3 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆151Updated 2 months ago