入门RISC-V的手册
☆62Aug 22, 2024Updated last year
Alternatives and similar repositories for learning-riscv
Users that are interested in learning-riscv are comparing it to the libraries listed below
Sorting:
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated last year
- ☆15Sep 27, 2022Updated 3 years ago
- A multi-thread Redis implementation with RCU☆17May 22, 2025Updated 9 months ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- This repository contains all (Python 3) code and libraries required for the 2022-2023 Notre Dame Rocketry Team (NDRT) Apogee Control Syst…☆10Apr 30, 2023Updated 2 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- Vector math library using RISC-V vector ISA via C intrinsic☆24Jan 14, 2026Updated last month
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 4 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Dec 19, 2023Updated 2 years ago
- ☆34Feb 17, 2026Updated 2 weeks ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago
- 本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。☆363Jun 3, 2023Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- 简明自制编程语言教程，同时是antlr非官方参考🌰。这里也 是cyson这门语言的缘起。☆33Jan 22, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- TockOS - An OS for Embedded Devices☆33May 16, 2015Updated 10 years ago
- llvm-cookbook samples☆84Jan 10, 2018Updated 8 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆45Jun 24, 2022Updated 3 years ago
- PLCT实验室的公开演讲，或者决定公开的组内报告☆1,138Sep 3, 2025Updated 6 months ago
- 算法☆32Apr 21, 2012Updated 13 years ago
- 苹果IOS手机群控系统 ·同步操作电商拼多多亚马逊等 ·支持任何软件平台,自带录制脚本 ·电脑复制文本粘贴至手机 ·一键批量给每台手机输入不同文字，更多功能请加微信：kingkong3600☆12Sep 30, 2025Updated 5 months ago