☆12Feb 8, 2024Updated 2 years ago
Alternatives and similar repositories for NET
Users that are interested in NET are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Microphase Z7-nano FPGA with ZynQ 7020 FPGA experiments☆18Updated this week
- ☆22Mar 25, 2024Updated 2 years ago
- A fixed function pipeline GPU☆40Mar 18, 2026Updated 7 months ago
- ☆56Apr 19, 2019Updated 7 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆91Feb 9, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆91Jun 29, 2023Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆98Jul 14, 2026Updated 3 months ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆107Oct 15, 2019Updated 7 years ago
- config for AwesomeWM☆237Oct 1, 2026Updated last month
- A collection of demonstration digital filters☆180Jan 18, 2024Updated 2 years ago
- Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA☆213Feb 28, 2019Updated 7 years ago
- Flexible VHDL library☆201Jun 28, 2023Updated 3 years ago
- ☆267Apr 8, 2024Updated 2 years ago
- PSX for MiSTer☆277Aug 21, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Latex source files of the open-source book FREE RANGE VHDL☆365Mar 5, 2025Updated last year
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆927Jun 5, 2025Updated last year
- ESP-SDR uses the undocumented raw I/Q capture functionality of ESP32 family chips to turn them into (low-duty-cycle) Software Defined Rad…☆1,235Oct 26, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,749Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,305Updated this week
- Verilog AXI components for FPGA implementation☆2,171Feb 27, 2025Updated last year
- ☆9,623Jun 26, 2025Updated last year
- A curated list of references for MLOps☆14,283Nov 21, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source, low-cost 10.5 GHz PLFM phased array RADAR system☆27,324Oct 14, 2026Updated 3 weeks ago
- Visual Studio Code☆195,129Updated this week