Alternatives and similar repositories for zaius-barreleye-g2

Users that are interested in zaius-barreleye-g2 are comparing it to the libraries listed below

• open-power / hostboot
  System initialization firmware for Power systems
  ☆78Updated last week
• open-power / docs
  Documentation for OpenPOWER Firmware
  ☆74Updated last year
• open-power / occ
  ☆28Updated last month
• westerndigitalcorporation / omnixtend
  An open standard Cache Coherent Fabric Interface repository
  ☆66Updated 6 years ago
• open-isa-org / open-isa.org
  Software, tools, documentation for Vegaboard platform
  ☆64Updated 6 years ago
• open-power / op-build
  Buildroot overlay for Open Power
  ☆109Updated last week
• beagleboard / beaglev-starlight
  ☆81Updated 4 years ago
• freebsd-riscv / freebsd
  FreeBSD src tree
  ☆18Updated 5 years ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆108Updated 7 years ago
• ulx3s / ulx3s-toolchain
  ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts
  ☆39Updated 5 years ago
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆51Updated 7 months ago
• felixheld / qspimux
  QSPI flash multiplexer - connect a SPI NOR flash to either an embedded system or a programmer for remote firmware tests
  ☆54Updated 5 years ago
• librerpi / lk
  LK embedded kernel
  ☆26Updated 10 months ago
• open-power / skiboot
  OPAL boot and runtime firmware for POWER
  ☆110Updated 2 months ago
• apertus-open-source-cinema / alpha-software
  Axiom Alpha prototype software (FPGA, Linux, etc.)
  ☆30Updated 10 years ago
• openpower-cores / a2o
  ☆142Updated 3 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆78Updated 3 years ago
• sifiveinc / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆54Updated last month
• whitequark / Yumewatari
  妖刀夢渡
  ☆63Updated 6 years ago
• aik / SLOF
  Slimline Open Firware - an implementation of IEEE1275 Open Firmware for some POWER ISA systems
  ☆41Updated 6 months ago
• intel / intel-sdsi
  ☆48Updated last month
• starfive-tech / JH7100_Docs
  ☆62Updated 4 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 4 years ago
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆112Updated 2 years ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 5 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated last year
• shirriff / xc2064
  Reverse engineering the XC2064 FPGA
  ☆83Updated 4 years ago
• enjoy-digital / litex_vexriscv_smp_test
  VexRiscv-SMP integration test with LiteX.
  ☆26Updated 5 years ago
• rwmjones / fedora-riscv-bootstrap
  Bootstrapping Fedora on RISC-V
  ☆29Updated 7 years ago