Alternatives and similar repositories for zaius-barreleye-g2

Users that are interested in zaius-barreleye-g2 are comparing it to the libraries listed below

• open-power / occ
  ☆28Updated last month
• open-isa-org / open-isa.org
  Software, tools, documentation for Vegaboard platform
  ☆64Updated 6 years ago
• open-power / hostboot
  System initialization firmware for Power systems
  ☆78Updated last week
• westerndigitalcorporation / omnixtend
  An open standard Cache Coherent Fabric Interface repository
  ☆66Updated 6 years ago
• sifiveinc / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆54Updated 3 weeks ago
• enjoy-digital / litex_vexriscv_smp_test
  VexRiscv-SMP integration test with LiteX.
  ☆26Updated 5 years ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆108Updated 7 years ago
• open-power / docs
  Documentation for OpenPOWER Firmware
  ☆74Updated last year
• beagleboard / beaglev-starlight
  ☆81Updated 4 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated last year
• freebsd-riscv / freebsd
  FreeBSD src tree
  ☆18Updated 5 years ago
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆112Updated 2 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆63Updated 6 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆107Updated 11 years ago
• open-power / op-build
  Buildroot overlay for Open Power
  ☆109Updated last week
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆78Updated 3 years ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 5 years ago
• enjoy-digital / litescope
  Small footprint and configurable embedded FPGA logic analyzer
  ☆197Updated 2 months ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated 4 months ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 4 years ago
• openpower-cores / a2o
  ☆142Updated 3 years ago
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆150Updated 5 months ago
• litex-hub / litevideo
  Small footprint and configurable video cores (Deprecated)
  ☆73Updated 4 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• enjoy-digital / litesata
  Small footprint and configurable SATA core
  ☆154Updated 2 months ago
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆51Updated 7 months ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆20Updated 12 years ago