opencomputeproject / zaius-barreleye-g2
OpenPOWER / Open Compute Server, based upon POWER9
☆28Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for zaius-barreleye-g2
- An open standard Cache Coherent Fabric Interface repository☆65Updated 4 years ago
- LatticeMico32 soft processor☆102Updated 10 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆44Updated 6 months ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- System initialization firmware for Power systems☆75Updated this week
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- 妖刀夢渡☆56Updated 5 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆102Updated last year
- ☆24Updated 2 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated last week
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆102Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Reverse engineering the XC2064 FPGA☆74Updated 3 years ago
- Open Processor Architecture☆26Updated 8 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆67Updated 8 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 5 years ago
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Updated 8 years ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 9 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆15Updated last year
- Moxie-compatible core repository☆45Updated 10 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆48Updated 3 years ago
- FreeBSD src tree☆18Updated 4 years ago
- ☆29Updated 7 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated 10 months ago
- Slimline Open Firware - an implementation of IEEE1275 Open Firmware for some POWER ISA systems☆35Updated this week
- Ultimate ECP5 development board☆101Updated 5 years ago
- ☆63Updated 5 years ago
- Small footprint and configurable video cores (Deprecated)☆70Updated 3 years ago