Alternatives and similar repositories for zaius-barreleye-g2

Users that are interested in zaius-barreleye-g2 are comparing it to the libraries listed below

• open-power / hostboot
  System initialization firmware for Power systems
  ☆77Updated last week
• open-power / occ
  ☆27Updated 2 months ago
• open-power / op-build
  Buildroot overlay for Open Power
  ☆108Updated last week
• open-power / docs
  Documentation for OpenPOWER Firmware
  ☆72Updated last year
• westerndigitalcorporation / omnixtend
  An open standard Cache Coherent Fabric Interface repository
  ☆66Updated 5 years ago
• beagleboard / beaglev-starlight
  ☆81Updated 4 years ago
• freebsd-riscv / freebsd
  FreeBSD src tree
  ☆18Updated 4 years ago
• parallella / parabuntu
  Official Ubuntu distro for Parallella
  ☆124Updated 5 years ago
• open-isa-org / open-isa.org
  Software, tools, documentation for Vegaboard platform
  ☆65Updated 5 years ago
• apertus-open-source-cinema / alpha-software
  Axiom Alpha prototype software (FPGA, Linux, etc.)
  ☆30Updated 9 years ago
• ARM-software / sbsa-acs
  ARM Enterprise: SBSA Architecture Compliance Suite
  ☆90Updated last month
• openpower-cores / a2o
  ☆141Updated 3 years ago
• sifiveinc / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆53Updated last week
• open-power-sdk / pveclib
  Power Vector Library
  ☆30Updated 2 months ago
• ARM-software / ebbr
  Embedded Base Boot Requirements Specification
  ☆120Updated last week
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆56Updated 6 years ago
• librerpi / lk
  LK embedded kernel
  ☆26Updated 8 months ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆81Updated 4 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆77Updated 3 years ago
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆49Updated 4 months ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆46Updated 9 months ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆107Updated 10 years ago
• enjoy-digital / litex_vexriscv_smp_test
  VexRiscv-SMP integration test with LiteX.
  ☆26Updated 4 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated last month
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆203Updated 4 years ago
• riscvarchive / riscv-poky
  Port of the Yocto Project to the RISC-V ISA
  ☆62Updated 6 years ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆19Updated 12 years ago
• freecores / arm4u
  ARM4U
  ☆35Updated 11 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆60Updated 6 years ago