opencomputeproject / zaius-barreleye-g2Links
OpenPOWER / Open Compute Server, based upon POWER9
☆31Updated 7 years ago
Alternatives and similar repositories for zaius-barreleye-g2
Users that are interested in zaius-barreleye-g2 are comparing it to the libraries listed below
Sorting:
- System initialization firmware for Power systems☆78Updated this week
- An open standard Cache Coherent Fabric Interface repository☆66Updated 5 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- Software, tools, documentation for Vegaboard platform☆64Updated 5 years ago
- ☆28Updated this week
- Buildroot overlay for Open Power☆109Updated this week
- Documentation for OpenPOWER Firmware☆73Updated last year
- LatticeMico32 soft processor☆107Updated 11 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆107Updated 7 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Updated 9 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- 妖刀夢渡☆63Updated 6 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 5 years ago
- ☆81Updated 4 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 11 months ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- FreeBSD src tree☆18Updated 5 years ago
- Small footprint and configurable SATA core☆152Updated 3 weeks ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- ☆140Updated 3 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆54Updated last month
- QSPI flash multiplexer - connect a SPI NOR flash to either an embedded system or a programmer for remote firmware tests☆54Updated 4 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆50Updated 5 months ago
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆20Updated 12 years ago
- A port of the GNU toolchain to the Raspberry Pi's VideoCore4 processor.☆141Updated 4 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆194Updated 3 weeks ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- Open source design files for the TinyFPGA B-Series boards.☆197Updated 4 years ago