opencomputeproject / zaius-barreleye-g2Links
OpenPOWER / Open Compute Server, based upon POWER9
☆32Updated 7 years ago
Alternatives and similar repositories for zaius-barreleye-g2
Users that are interested in zaius-barreleye-g2 are comparing it to the libraries listed below
Sorting:
- System initialization firmware for Power systems☆78Updated last week
- ☆28Updated 2 months ago
- Buildroot overlay for Open Power☆109Updated last week
- An open standard Cache Coherent Fabric Interface repository☆66Updated 6 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆51Updated 8 months ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- Documentation for OpenPOWER Firmware☆74Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆112Updated 2 years ago
- Software, tools, documentation for Vegaboard platform☆64Updated 6 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆54Updated this week
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆79Updated 3 years ago
- 妖刀夢渡☆63Updated 6 years ago
- FreeBSD src tree☆18Updated 5 years ago
- ☆81Updated 4 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Updated 10 years ago
- ☆144Updated 3 years ago
- Reverse engineering the XC2064 FPGA☆83Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- OPAL boot and runtime firmware for POWER☆110Updated 3 weeks ago
- Slimline Open Firware - an implementation of IEEE1275 Open Firmware for some POWER ISA systems☆41Updated 6 months ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Updated 7 years ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆48Updated 3 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- FPGA USB stack written in LiteX☆132Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated 3 months ago
- IBM PC Compatible SoC for a commercially available FPGA board☆73Updated 9 years ago