opencomputeproject / zaius-barreleye-g2
OpenPOWER / Open Compute Server, based upon POWER9
☆30Updated 6 years ago
Alternatives and similar repositories for zaius-barreleye-g2:
Users that are interested in zaius-barreleye-g2 are comparing it to the libraries listed below
- An open standard Cache Coherent Fabric Interface repository☆65Updated 5 years ago
- ☆25Updated 2 months ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆45Updated 8 months ago
- System initialization firmware for Power systems☆76Updated last week
- LatticeMico32 soft processor☆102Updated 10 years ago
- Documentation for OpenPOWER Firmware☆71Updated last year
- FreeBSD src tree☆18Updated 4 years ago
- 妖刀夢渡☆59Updated 5 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Buildroot overlay for Open Power☆106Updated last week
- Slimline Open Firware - an implementation of IEEE1275 Open Firmware for some POWER ISA systems☆36Updated 2 months ago
- QSPI flash multiplexer - connect a SPI NOR flash to either an embedded system or a programmer for remote firmware tests☆50Updated 4 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆102Updated 6 years ago
- Bootstrapping Fedora on RISC-V☆28Updated 6 years ago
- LK embedded kernel☆24Updated 3 months ago
- A FPGA implementation of the NTP and NTS protocols☆55Updated last year
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- DISCONTINUATION OF PROJECT. This project will no longer be maintained by Intel. Intel will not provide or guarantee development of or s…☆34Updated 2 years ago
- ☆11Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- FPGA USB stack written in LiteX☆126Updated 2 years ago
- Reverse engineering the XC2064 FPGA☆74Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- Fibre Channel / FICON HBA implemented on FPGA☆38Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated last month
- SiFive OpenEmbedded / Yocto BSP Layer☆51Updated last month
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆76Updated 12 years ago