wd5gnr / icestick
Simple demo for Lattice iCEstick board as seen on Hackaday
☆21Updated 8 years ago
Alternatives and similar repositories for icestick:
Users that are interested in icestick are comparing it to the libraries listed below
- a simple C-to-Verilog compiler☆48Updated 8 years ago
- A collection of HDL cores written in MyHDL.☆12Updated 9 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 9 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- ZPUino HDL implementation☆90Updated 6 years ago
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆37Updated 6 years ago
- ☆59Updated last year
- verilog tutorials for iCE40HX8K Breakout Board☆23Updated 9 years ago
- Real time data acquisition based on the Lattice ICEstick hardware☆14Updated 7 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Updated 6 years ago
- Java and command line apps to load Xilinx Bit files to Papilio FPGA boards.☆63Updated 3 years ago
- Experimental open FPGA IDE using Atom and Apio☆90Updated last year
- MicroPython port to litex FPGA platforms☆40Updated 5 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 2 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18Updated 6 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆8Updated 9 years ago
- OpenOCD remote_bitbang protocol implemented on the Teensy 3.2 via USB serial☆19Updated 9 years ago
- ☆23Updated 9 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆52Updated 9 years ago
- Yosys Plugins☆21Updated 5 years ago
- This is the base code using by the Mojo V3 to load the FPGA and act as a USB to serial port/ADC for the FPGA. This code is intended to be…☆35Updated 6 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago