Alternatives and similar repositories for icestick

Users that are interested in icestick are comparing it to the libraries listed below

• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• devbisme / CAT-Board
  The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.
  ☆62Updated last year
• cyrozap / iCEstick-UART-Demo
  This is a simple UART echo test for the iCEstick Evaluation Kit
  ☆38Updated 6 years ago
• knielsen / ice40_viewer
  ☆61Updated last year
• FPGAwars / apio-ide
  Experimental open FPGA IDE using Atom and Apio
  ☆91Updated last year
• makestuff / libfpgalink
  LIB:Library for interacting with an FPGA over USB
  ☆84Updated 4 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 9 years ago
• xesscorp / XuLA2
  Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.
  ☆52Updated 10 years ago
• myriadrf / Novena-RF
  A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform
  ☆52Updated 9 years ago
• alvieboy / ZPUino-HDL
  ZPUino HDL implementation
  ☆90Updated 6 years ago
• janrinze / miniatom
  Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard
  ☆11Updated 2 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 4 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆51Updated 3 years ago
• bqlabs / icestudio
  Experimental graphic editor for open FPGAs.
  ☆50Updated 9 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• FPGAwars / toolchain-icestorm
  Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS
  ☆37Updated 3 years ago
• andrecp / myhdl_simple_uart
  A very simple UART implementation in MyHDL
  ☆17Updated 10 years ago
• ArcaneNibble / yavhdl
  Yet Another VHDL tool
  ☆31Updated 8 years ago
• GuzTech / ulx3s-nmigen-examples
  nMigen examples for the ULX3S board
  ☆16Updated 4 years ago
• cfelton / minnesota
  A collection of HDL cores written in MyHDL.
  ☆12Updated 9 years ago
• tinyfpga / TinyUSB
  USB Full-Speed core written in migen/LiteX
  ☆42Updated 6 years ago
• forflo / yodl
  A VHDL frontend for Yosys
  ☆103Updated 8 years ago
• FPGALibre / fpgacores
  IP cores for the FPGA Libre project
  ☆12Updated 7 years ago
• mcmayer / iCE40
  Lattice iCE40 FPGA experiments - Work in progress
  ☆105Updated 4 years ago
• atgreen / moxie-cores
  Moxie-compatible core repository
  ☆47Updated last year
• laanwj / yosys-ice-experiments
  Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain
  ☆13Updated 9 years ago
• FPGAwars / apio-examples
  Apio examples
  ☆37Updated last week
• davidcarne / iceBurn
  Python script for programming the iCEBlink40 development board under linux
  ☆32Updated 7 years ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆21Updated 6 years ago