wd5gnr / icestickLinks
Simple demo for Lattice iCEstick board as seen on Hackaday
☆21Updated 8 years ago
Alternatives and similar repositories for icestick
Users that are interested in icestick are comparing it to the libraries listed below
Sorting:
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆38Updated 6 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- ZPUino HDL implementation☆90Updated 6 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆62Updated last year
- ☆60Updated last year
- Yosys Plugins☆21Updated 5 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Updated 9 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- verilog tutorials for iCE40HX8K Breakout Board☆23Updated 9 years ago
- A collection of HDL cores written in MyHDL.☆12Updated 9 years ago
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 9 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Updated 2 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆33Updated 11 months ago
- This is the base code using by the Mojo V3 to load the FPGA and act as a USB to serial port/ADC for the FPGA. This code is intended to be…☆35Updated 6 years ago
- Real time data acquisition based on the Lattice ICEstick hardware☆14Updated 7 years ago
- Open Processor Architecture☆26Updated 9 years ago
- A VHDL frontend for Yosys☆102Updated 8 years ago
- Enigma in FPGA☆29Updated 6 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 12 years ago
- Python script for programming the iCEBlink40 development board under linux☆32Updated 6 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago