How to generate NTSC compliant(?) composite color video with an FPGA
☆45Apr 26, 2020Updated 6 years ago
Alternatives and similar repositories for NTSC-composite-encoder
Users that are interested in NTSC-composite-encoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 8 years ago
- Verilog implementation of PAL, NTSC and SECAM color encoding☆73Sep 2, 2025Updated 10 months ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆23Aug 21, 2022Updated 3 years ago
- NES console emulator/debugger☆17Mar 28, 2015Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog sources for simple 6502 computer.☆31Apr 11, 2020Updated 6 years ago
- Simple fixed-cycle SDRAM Controller☆28Apr 26, 2026Updated 3 months ago
- RGB to SVideo converter for Amiga computers☆12May 17, 2024Updated 2 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 7 years ago
- An OpenGL ES engine with WebGL Output.☆20Jul 18, 2025Updated last year
- Some basic Video out to RCA Composite examples for Arduino☆20Jun 24, 2016Updated 10 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- 8 bit binary displayed as hex on two 7 segment displays (a bus monitor)☆10Feb 10, 2024Updated 2 years ago
- WonderMadeleine is a Bandai 2001/2003 clone chip☆26Aug 16, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A synthesizable picmicro-midrange clone for FPGAs☆14Nov 8, 2019Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- ☆12Sep 30, 2018Updated 7 years ago
- Multi-architecture comparative disassembler☆22Sep 1, 2024Updated last year
- ☆16Jan 23, 2025Updated last year
- JTAG Test Access Port (TAP)☆41Jul 17, 2014Updated 12 years ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- Tutorials for getting started with an f8 softcore on an FPGA board☆13Aug 17, 2025Updated 11 months ago
- Teensy Arduino library for async serial communications at slower baud rates☆12Oct 22, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Soft low-speed USB host for ARM☆15Jun 30, 2023Updated 3 years ago
- Composite video output from M0 microcontrollers☆19Mar 3, 2026Updated 4 months ago
- Z80 CPU for OpenFPGAs, with Icestudio☆94Jun 6, 2024Updated 2 years ago
- An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs☆172Jul 12, 2020Updated 6 years ago
- Minimal set of files required to build the WSPR decoder by Joe Taylor, K1JT and Steve Franke, K9AN.☆14Jul 24, 2025Updated last year
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- RF power detector board design files☆20Oct 25, 2016Updated 9 years ago
- The XEOS C Foundation library provides the base for object-oriented C style coding, reference counting memory management with auto-releas…☆21Aug 2, 2021Updated 4 years ago
- Compact FPGA game console☆167Nov 14, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 9 months ago
- ☆29May 6, 2024Updated 2 years ago
- remake of the 1982 arcade game for Windows, NintendoDS and Amiga☆22Feb 28, 2026Updated 4 months ago
- Apio examples☆38Updated this week
- A tiny implementation of in-place FFT. The performance is comparable to FFTW3 for length 2^17 to 2^20.☆15Jul 24, 2018Updated 8 years ago
- Gate array reverse engineering☆31Dec 28, 2025Updated 6 months ago
- F18A source HDL☆34Aug 29, 2019Updated 6 years ago