Multiplayer CMOS Standard Cell Chips Reverse Engineering Tool
☆131Jun 12, 2026Updated 2 months ago
Alternatives and similar repositories for mmo-chip
Users that are interested in mmo-chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A digital logic simulation of the IBM CGA card☆25Mar 23, 2026Updated 5 months ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆145Updated this week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆24Aug 12, 2026Updated 3 weeks ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 6 months ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆25Jun 14, 2026Updated 2 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆21Apr 20, 2026Updated 4 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆37Jun 9, 2026Updated 2 months ago
- An mdbook based emulation guide for the IBM PC/XT☆38Aug 13, 2026Updated 3 weeks ago
- Blender GDSII Importer with PDK Support☆140Updated this week
- Microcode resources for various x86 CPUs☆64May 24, 2026Updated 3 months ago
- Testfield: T593☆15Apr 27, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Description of Apple's LEAP ISA☆17Nov 21, 2022Updated 3 years ago
- Analog HDL Design Full-stack Agents☆22Jun 8, 2026Updated 2 months ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 4 months ago
- Generate bitstream from FPGA assembly.☆28Aug 11, 2026Updated 3 weeks ago
- Experiments with Yosys cxxrtl backend☆49Jan 16, 2025Updated last year
- ☆22Oct 10, 2023Updated 2 years ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 6 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 5 months ago
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Self-contained RTL to GDS flow for simple chip designs☆76Jul 7, 2026Updated 2 months ago
- Yet Another Debug Transport☆30Jul 4, 2026Updated 2 months ago
- This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations a…☆17Aug 18, 2026Updated 3 weeks ago
- Notes on/tools for/new firmware for (?) a PDC002 USB PD cable☆17Apr 8, 2021Updated 5 years ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 4 months ago
- Intel 8042 and 8048 commented ROM disassemblies☆20Apr 4, 2026Updated 5 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆19Apr 27, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Repository containing ULX3S blink LED binaries☆14May 16, 2022Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- CoreSmith is a Prompt to GDS Agentic Flow☆39Aug 27, 2026Updated last week
- Counting until the heat death of the universe, and broadcasting the counter every second over 100Mbps ethernet.☆36Updated this week
- Agile Hardware Design Course☆22Updated this week
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆36Mar 28, 2026Updated 5 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago