GoAI 2.0 Public Repository
☆28Apr 11, 2022Updated 4 years ago
Alternatives and similar repositories for GoAI
Users that are interested in GoAI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Blink demo for GOWIN FPGA dev kit DK-START-GW1N4☆12Oct 8, 2018Updated 7 years ago
- FPGA-based SDK projects for SCRx cores☆18Jan 19, 2022Updated 4 years ago
- BPI-EAI80 AIoT board use Edgeless EAI80 chip design☆16Dec 26, 2022Updated 3 years ago
- SDR prototype with 90 MHz bandwidth, built as a demonstrator for hsdaoh☆33Jun 2, 2024Updated 2 years ago
- Reference FPGA designs for interfacing with the internal ARM Cortex M3 MCU of the GW1NSR-4C, modified for use with boards like the Tang N…☆12Aug 13, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A ported version of the libairspy library to use with Android 3.1+☆18Nov 13, 2015Updated 10 years ago
- TangPrimer-20K-example project☆246Jun 6, 2026Updated 3 months ago
- ☆16Jul 28, 2022Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 8 years ago
- RF power detector board design files☆20Oct 25, 2016Updated 9 years ago
- Demonstration how to build a Management Web interface to interact with the FPGA fabric and change the FPGA configuration with the Django …☆12Jun 27, 2021Updated 5 years ago
- 基于FPGA的CNN图像分类系统☆15Nov 27, 2021Updated 4 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆45May 12, 2016Updated 10 years ago
- The LCOM is an easy to use serial communication terminal program (Based on LVGL!) that transmits and receives bytes to practically any de…☆17Jan 12, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Dec 6, 2021Updated 4 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- ☆12May 15, 2022Updated 4 years ago
- Tutorial: Writing R and Python Packages with Multithreaded C++ Code using BLAS, AVX2/AVX512, OpenMP, C++11 Threads and Cuda GPU accelerat…☆13Nov 27, 2022Updated 3 years ago
- Pulse generator on Basys 3 FPGA board☆11Aug 14, 2019Updated 7 years ago
- XUP Basys3 Boards' LIBs and Projects☆30Apr 25, 2017Updated 9 years ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 4 years ago
- WCH CH569 SerDes Reverse Engineering☆30Aug 13, 2022Updated 4 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆23Jul 30, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 4 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆25Jan 7, 2016Updated 10 years ago
- ☆12Dec 19, 2016Updated 9 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 6 months ago
- FPGA Software for the Probe-Scope☆19Aug 25, 2019Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- ☆32Nov 22, 2017Updated 8 years ago
- ESC(Electronic Speed Controller) source code based on RISC-V CH32☆48Nov 1, 2023Updated 2 years ago
- Life, work, and mortality of 1.22M distinguished people☆12Sep 13, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ESP32 Remote JTAG Host for programming FPGAs☆29Sep 28, 2020Updated 5 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆31Dec 20, 2022Updated 3 years ago
- TangNano-4K-example project☆122Jun 16, 2023Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Feb 8, 2018Updated 8 years ago
- Equihash Proof of Work for Node.js☆11Oct 3, 2017Updated 8 years ago
- BrailleRap generates GCode to print Braille☆13Aug 18, 2019Updated 7 years ago
- Tutorial on how to boot Zephyr on the Avnet/Digilent Zedboard, includes building a FPGA bitstream and the First Stage Boot Loader (FSBL)☆20Sep 21, 2024Updated last year