gowinsemi / GoAI
GoAI 2.0 Public Repository
☆20Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for GoAI
- tinyVision.ai Vision & Sensor FPGA System on Module☆44Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆37Updated 4 months ago
- turbo 8051☆28Updated 7 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆79Updated 3 years ago
- 【例程】国产高云FPGA 开发板及其工程☆23Updated last month
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- USB serial device (CDC-ACM)☆36Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- ☆16Updated 6 years ago
- SEA-S7_gesture recognition☆14Updated 4 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆50Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆29Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆47Updated 4 years ago
- Basic USB-CDC device core (Verilog)☆73Updated 3 years ago
- USB 2.0 Device IP Core☆52Updated 7 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆89Updated 3 years ago
- A Voila-Jones face detector hardware implementation☆29Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆58Updated 2 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 3 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆22Updated last year
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆103Updated 7 months ago
- USB 1.1 Host and Function IP core☆19Updated 10 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 7 months ago
- USB Full Speed PHY☆39Updated 4 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆45Updated 2 months ago
- Tang Mega 138K Pro examples☆57Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆23Updated last year