gowinsemi / GoAILinks
GoAI 2.0 Public Repository
☆25Updated 3 years ago
Alternatives and similar repositories for GoAI
Users that are interested in GoAI are comparing it to the libraries listed below
Sorting:
- ☆18Updated 7 years ago
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago
- Basic USB-CDC device core (Verilog)☆79Updated 4 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- USB Full Speed PHY☆47Updated 5 years ago
- turbo 8051☆29Updated 8 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆79Updated last year
- TangNano-4K-example project☆109Updated 2 years ago
- 【例程】国产高云FPGA 开发板及其工程☆38Updated last year
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 9 months ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- Yet another free 8051 FPGA core☆36Updated 7 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆32Updated 5 years ago
- ☆39Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- 蚂蚁S9矿板移植pynq2.5☆35Updated 5 years ago
- Delta Sigma DAC FPGA☆44Updated 8 months ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 4 years ago
- Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…☆42Updated 4 years ago
- Simple mono FM Radio.☆49Updated 9 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- ☆79Updated 6 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆33Updated 4 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆58Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆120Updated 4 years ago