dimtass / stm32f746-x-cube-ai-mnistLinks
MNIST inference on STM32F746 using X-CUBE-AI
☆12Updated 5 years ago
Alternatives and similar repositories for stm32f746-x-cube-ai-mnist
Users that are interested in stm32f746-x-cube-ai-mnist are comparing it to the libraries listed below
Sorting:
- Compressed Sensing signal decoding with DNN oracle on STM32☆16Updated 4 years ago
- Mobilenet v1 trained on Imagenet for STM32 using extended CMSIS-NN with INT-Q quantization support☆88Updated 5 years ago
- Lecture Material on Deep Learning Inference using FPGA☆12Updated 5 years ago
- Hand written digits recognition on STM32F4☆22Updated 6 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Updated 4 years ago
- ☆31Updated 5 years ago
- Quantization and Synthesis (Device Specific Code Generation) for ADI's MAX78000 and MAX78002 Edge AI Devices☆63Updated 2 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- ☆26Updated 2 years ago
- INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target☆18Updated 5 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Updated 2 years ago
- Model Training for ADI's MAX78000 and MAX78002 Edge AI Devices☆109Updated 2 weeks ago
- ☆21Updated 5 years ago
- Code for IoT Journal paper 'ML-MCU: A Framework to Train ML Classifiers on MCU-based IoT Edge Devices'☆46Updated 2 years ago
- MNIST inference on STM32F746 using TensorFlow Lite for Microcontrollers☆25Updated 5 years ago
- OpenDLA for trying the demo and FPGA solution☆17Updated 3 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆46Updated 5 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆10Updated 4 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆20Updated last year
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Updated 3 years ago
- This is an implementation of YOLO using LSQ network quantization method.☆23Updated 3 years ago
- 2020 xilinx summer school☆18Updated 5 years ago
- ☆20Updated 3 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆48Updated 2 years ago
- AUTOMATIC VHDL GENERATION FOR CNN MODELS☆31Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sen…