Alternatives and similar repositories for dnn-kernel-fpga

Users that are interested in dnn-kernel-fpga are comparing it to the libraries listed below

• ryuz / BinaryBrain
  Binary Neural Network Framework for FPGA(Differentiable LUT)
  ☆158Updated 6 months ago
• HirokiNakahara / FPGA_lecture
  Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.
  ☆28Updated 4 years ago
• otamajakusi / riscv-step-by-step
  RISC-V kernel step-by-step implmenetation
  ☆12Updated 5 years ago
• miyo / learning_fpga
  ☆9Updated 5 years ago
• polyphony-dev / polyphony
  Polyphony is Python based High-Level Synthesis compiler.
  ☆105Updated 4 months ago
• HirokiNakahara / GUINNESS
  GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA
  ☆180Updated 5 years ago
• NNgen / nngen
  NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network
  ☆352Updated last year
• HirokiNakahara / FPGA_AI_Edge_Contest_2019
  Sample scripts for FPGA-based AI Edge Contest 2019
  ☆11Updated 5 years ago
• dtc-work / Qumico
  ☆37Updated 2 years ago
• rits-drsl / ZybotR2-96-fpt19
  An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019
  ☆17Updated 4 years ago
• Taiki-azrs / RaspiGPGPU_guide
  「Raspberry Pi GPGPU入門」のリポジトリ
  ☆23Updated 3 years ago
• tokuden / NahiViva
  Vivadoの操作を自動化する
  ☆13Updated 4 years ago
• fixstars / xg_mac
  10G Ethernet MAC implementation
  ☆21Updated 4 years ago
• nlsynth / karuta
  Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…
  ☆105Updated 3 years ago
• ryuz / jelly
  Original FPGA platform
  ☆65Updated this week
• shioyadan / advanced-computer-organization
  ☆162Updated 9 months ago
• fpga-design-contest / ad-refkit
  autonomous driving contest reference kit
  ☆10Updated 3 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 10 months ago
• t-hishinuma / DD-AVX_v3
  Library of High Precision Sparse Matrix Operations Accelerated by SIMD
  ☆42Updated 3 years ago
• nbic-ist-osaka-u-ac-jp / YLPF-Core
  Yuragi Learning Platform Core Module
  ☆8Updated 4 years ago
• kazuyamashi / cReComp
  ☆13Updated 6 years ago
• ciniml / seccamp_riscv_cpu
  セキュリティ・キャンプ 2022-2024 RISC-V CPU自作ゼミ 資料置き場
  ☆37Updated last month
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆155Updated 5 months ago
• i4kimura / chip_architect
  Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html
  ☆11Updated 6 years ago
• ros2-forest / forest
  Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems
  ☆23Updated 4 years ago
• Tiryoh / jetson-nano-containers
  Dockerfiles for Jetson Nano
  ☆28Updated 3 years ago
• iwatake2222 / DeviceDriverLesson
  組み込みLinuxデバイスドライバの実装方法
  ☆65Updated 7 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆24Updated 3 months ago
• HirokiNakahara / MachineLearning_Lecture
  Machine learning lecture (3Q) materials in Tokyo Tech
  ☆11Updated 3 years ago
• kazunori279 / CPU32
  Tiny MIPS for Terasic DE0
  ☆35Updated 11 years ago