fan-wenjie / LeNet-5Links
LeNet-5,Use C Program Language Without Any 3rd Library
☆76Updated 8 years ago
Alternatives and similar repositories for LeNet-5
Users that are interested in LeNet-5 are comparing it to the libraries listed below
Sorting:
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 8 years ago
- ☆140Updated 7 years ago
- Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University☆99Updated 2 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 7 years ago
- ☆119Updated 7 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 8 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆163Updated 4 years ago
- ☆53Updated 6 years ago
- A Winograd based kernel for convolutions in deep learning framework☆15Updated 8 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- Simple program to learn CNN (LeNet-5) in pure C☆271Updated 8 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆335Updated 6 years ago
- ☆22Updated 7 years ago
- Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.☆54Updated 8 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆113Updated 8 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆192Updated last year
- Xilinx Deep Learning IP☆94Updated 4 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 7 years ago
- ☆19Updated 8 years ago
- ☆83Updated 5 years ago
- ☆76Updated 3 years ago
- ☆47Updated 6 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆231Updated 5 years ago
- collection of works aiming at reducing model sizes or the ASIC/FPGA accelerator for machine learning☆565Updated last year
- ☆61Updated 3 years ago