LeNet-5,Use C Program Language Without Any 3rd Library
☆77Jan 1, 2017Updated 9 years ago
Alternatives and similar repositories for LeNet-5
Users that are interested in LeNet-5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple program to learn CNN (LeNet-5) in pure C☆269Apr 27, 2017Updated 9 years ago
- FPGA Accelerator for CNN using Vivado HLS☆340Oct 25, 2021Updated 4 years ago
- LeNet-5 use c achieve☆13Jan 10, 2020Updated 6 years ago
- USB2.0 Device Controller IP Core☆17Aug 18, 2023Updated 2 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Jul 12, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12Apr 19, 2022Updated 4 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 5 years ago
- LeNet的C语言实现☆11Nov 21, 2019Updated 6 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆14Nov 1, 2018Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 7 years ago
- I'm going to use the Winograd’s minimal filtering algorithms to introduce a new class of fast algorithms for convolutional neural networks…☆12Mar 22, 2018Updated 8 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- HPC Game Platform☆11Apr 20, 2023Updated 3 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆17Apr 17, 2021Updated 5 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 9 years ago
- HALCON vision Measure Application MFC C++☆24May 2, 2018Updated 8 years ago
- MRAM magnetization simulation framework. s-LLGS python and verilog-a solvers for transients simulation and Fokker-planck equation solver…☆46Mar 2, 2026Updated 4 months ago
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Jun 28, 2020Updated 6 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆15Nov 4, 2022Updated 3 years ago
- Convolutional Neural Network of vgg19 model using Cuda to accelerate☆12Jun 11, 2018Updated 8 years ago
- Mini-ERA is a simplified still-representative version of the main ERA workload.☆16Jun 22, 2022Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- test VGG16 in keras☆12Aug 8, 2018Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆159Jan 23, 2020Updated 6 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- Acuitylite is an end-to-end neural network deployment tool☆22Nov 4, 2025Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 7 years ago
- ☆11Apr 15, 2024Updated 2 years ago
- Parallel FFT for big integer multiplication. Written in three versions: MPI, OpenMP and CUDA(cufft).☆15Oct 19, 2020Updated 5 years ago
- Implementation of several grid routers in Rust☆13Jun 16, 2026Updated 3 weeks ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆775May 26, 2017Updated 9 years ago
- AXI DMA 32 / 64 bits☆129Jul 17, 2014Updated 11 years ago