LeNet-5,Use C Program Language Without Any 3rd Library
☆77Jan 1, 2017Updated 9 years ago
Alternatives and similar repositories for LeNet-5
Users that are interested in LeNet-5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple program to learn CNN (LeNet-5) in pure C☆270Apr 27, 2017Updated 8 years ago
- C语言实现LSTM☆10Apr 17, 2021Updated 4 years ago
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- USB2.0 Device Controller IP Core☆15Aug 18, 2023Updated 2 years ago
- Montgomery multiply☆12Mar 21, 2015Updated 11 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Pretrained VGG16 neural net in C language☆50Dec 17, 2021Updated 4 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Jul 12, 2018Updated 7 years ago
- ☆12Apr 19, 2022Updated 3 years ago
- ☆11Mar 14, 2023Updated 3 years ago
- [TIM 2025] Towards Accurate Readings of Water Meters by Eliminating Transition Error: New Dataset and Effective Solution☆14Mar 5, 2025Updated last year
- LeNet的C语言实现☆11Nov 21, 2019Updated 6 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- A framework and model generator for Neural Network inferences on MSP430☆11May 25, 2022Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Aug 20, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- AES-OpenCL - An AES implementation in OpenCL. This is the source code for my Bachelor's diploma. I did research on accelerating cryptogra…☆25Feb 7, 2013Updated 13 years ago
- HALCON视觉库条形码检测☆21Oct 24, 2018Updated 7 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- HALCON vision Measure Application MFC C++☆23May 2, 2018Updated 7 years ago
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 7 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆14Nov 4, 2022Updated 3 years ago
- Convolutional Neural Network of vgg19 model using Cuda to accelerate☆12Jun 11, 2018Updated 7 years ago
- Arduino port of the Atmel Lightweight Mesh framework☆14Dec 12, 2015Updated 10 years ago
- Mini-ERA is a simplified still-representative version of the main ERA workload.☆16Jun 22, 2022Updated 3 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 7 years ago
- [ACM MM 2022] Marior: Margin Removal and Iterative Content Rectification for Document Dewarping in the Wild☆25Aug 12, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Parallel FFT for big integer multiplication. Written in three versions: MPI, OpenMP and CUDA(cufft).☆15Oct 19, 2020Updated 5 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆769May 26, 2017Updated 8 years ago
- Tools for creating binary tarballs☆16Aug 23, 2021Updated 4 years ago
- Read Ten Lines at One Glance: Line-Aware Semi-Autoregressive Transformer for Multi-Line Handwritten Mathematical Expression Recognition☆28Aug 29, 2023Updated 2 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- ☆26Nov 8, 2024Updated last year
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago