schiermike / jpeg-encoderLinks
A minimalistic implementation of a JPEG encoder
☆13Updated 12 years ago
Alternatives and similar repositories for jpeg-encoder
Users that are interested in jpeg-encoder are comparing it to the libraries listed below
Sorting:
- NBLI is a fast, better lossless image compression algorithm. The optimized version (fNBLI) can get 1.5x compression ratio, 8x faster enco…☆79Updated 7 months ago
- ☆43Updated last year
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Updated 2 years ago
- A comparison of many lossless image compression formats.☆23Updated this week
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆32Updated last year
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆50Updated this week
- Implement ARM NEON intrinsics in C++☆21Updated last year
- ☆16Updated 3 weeks ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- Video compression systems☆23Updated 10 years ago
- liberty介绍--LIBERATE工具使用☆15Updated 5 years ago
- ISP image signal processor implementation in C function☆55Updated 2 years ago
- ☆9Updated 2 years ago
- zynqmp_cam_isp_demo linux软件项目☆19Updated 2 years ago
- TinyZZZ includes GZIP, LZ4, ZSTD, LZMA compression algorithms written in C language, unlike the official code, this code mainly focuses o…☆50Updated 2 weeks ago
- A Synthesizable implementation of H.264 Video Decoding☆32Updated 9 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Converting a deep neural network to integer-only inference in native C via uniform quantization and the fixed-point representation.☆25Updated 3 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆46Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14Updated 5 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆22Updated 4 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- High Throughput Image Filters on FPGAs☆13Updated 7 years ago
- Tutorial on installing QEMU to simulate Zynq Devices with Petalinux☆22Updated 8 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆25Updated 3 years ago
- ☆14Updated last year
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆11Updated 6 months ago
- Verilog Implementation of the Census Transform Stereo Vision algorithm☆29Updated 2 years ago
- Tutorials on HLS Design☆51Updated 5 years ago