☆23Jun 25, 2026Updated 3 weeks ago
Alternatives and similar repositories for heliodor
Users that are interested in heliodor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Basic Common Modules☆48Jun 24, 2026Updated 3 weeks ago
- Filelist generator☆21Jun 23, 2026Updated 3 weeks ago
- Veryl: A Modern Hardware Description Language☆982Updated this week
- Mad science experiment to run SQLite in the browser with WebAssembly components☆19Sep 25, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- tnix (typed-nix) is gradual type system for nix☆32Updated this week
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆13Aug 21, 2023Updated 2 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆20Jun 14, 2026Updated last month
- Home of everything RPGA! From schematics and board files to buildable examples!☆18Aug 10, 2024Updated last year
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 2 years ago
- 在這系列文中我會從最基礎的編輯器推薦、語言選擇、環境建置、框架介紹、自動化部署、資料庫架設、到一個簡單的部落格貼文 API 範例實作以及單元測試和簡單的雲端平台服務，希望能幫助到各位實戰的經驗。☆10Apr 5, 2020Updated 6 years ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆39Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A tiny RISC-V instruction decoder and instruction set simulator☆37Oct 24, 2025Updated 8 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- RISC-V Configuration Structure☆41Oct 30, 2024Updated last year
- Modular RISC-V implementation & SoC☆17Jun 7, 2026Updated last month
- ☆37Aug 31, 2024Updated last year
- ☆20Aug 5, 2024Updated last year
- Baremetal Backtracing on RISC-V☆16Jun 22, 2021Updated 5 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆32Apr 8, 2026Updated 3 months ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- my rc files☆12Mar 16, 2016Updated 10 years ago
- SystemVerilog linter☆387Nov 6, 2025Updated 8 months ago
- Demonstrate using MCP with Pydantic AI framework☆14Mar 14, 2025Updated last year
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆78Updated this week
- Xv6 ports for RISC-V☆15Nov 25, 2024Updated last year
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆79Oct 18, 2025Updated 8 months ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 5 months ago
- ☆14Oct 17, 2025Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog IPs and Modules for architectural redundancy designs.☆21Updated this week
- Docker image for NS-3 Network Simulator v.3.30☆13Apr 11, 2021Updated 5 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆16Jun 3, 2025Updated last year
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- Code generation tool for control and status registers☆461Jul 2, 2026Updated 2 weeks ago
- ☆22Sep 26, 2025Updated 9 months ago
- Zet - The x86 (IA-32) open implementation☆23Jul 17, 2014Updated 11 years ago