chenfengrugao / nlviewer
☆28Updated this week
Related projects: ⓘ
- Connecting SystemC with SystemVerilog☆35Updated 12 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆27Updated 5 years ago
- This is the repository for the IEEE version of the book☆47Updated 3 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆30Updated 2 years ago
- Python-based Verilog Parser (currently Netlist only)☆52Updated 7 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- Generate UVM register model from compiled SystemRDL input☆49Updated 2 weeks ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- SoC Based on ARM Cortex-M3☆24Updated 4 months ago
- System Verilog and Emulation. Written all the five channels.☆31Updated 7 years ago
- The memory model was leveraged from micron.☆18Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆15Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆53Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆41Updated 6 months ago
- AHB DMA 32 / 64 bits☆48Updated 10 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆30Updated 4 years ago
- an open source uvm verification platform for e200 (riscv)☆26Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆66Updated 6 years ago
- ☆19Updated 4 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆20Updated 4 years ago
- ☆19Updated this week
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 3 years ago
- ☆31Updated 2 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 7 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆20Updated 6 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆26Updated 4 years ago
- JSON lib in Systemverilog☆42Updated 2 years ago
- ideas and eda software for vlsi design☆45Updated last week