Interactive lessons and reference material for analog and mixed-signal circuits and systems, including ADCs, PLLs, feedback, noise, and signal analysis.
☆57Nov 3, 2026Updated last week
Alternatives and similar repositories for circuits-and-systems-classroom
Users that are interested in circuits-and-systems-classroom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SAR ADC design knowledge base for agentic IC design: architecture, CDAC, comparator, bootstrap, async logic, integration, and Spectre ver…☆19Apr 5, 2026Updated 7 months ago
- A toolbox for ADC modeling, testing, analysis, and calibration, etc.☆166Updated this week
- Agent skills for veriloga☆39Jul 21, 2026Updated 3 months ago
- Bridge between LLM-Agent and Cadence Virtuoso. A new infrastructure for Agentic Analog and Mixed-Signal Design.☆1,043Updated this week
- Agent skill for simulating gmoverid characteristics and gmoverid-based design☆146Jul 7, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Circuit design assets, SPICE fixtures, and an auditable Agent workflow☆132Updated this week
- 12 agentic skills for analog IC design — architecture, sizing, verification, cross-model review, knowledge graph, and self-evolution. Wor…☆90Jul 2, 2026Updated 4 months ago
- Python based Analog Design Environment☆14Feb 13, 2026Updated 8 months ago
- Collection of various Jupyter and Quarto notebooks related to the design of CMOS analog integrated circuits☆34Aug 19, 2026Updated 2 months ago
- The release repo for SpiceXplorer project. Developed by MacAnalog research group.☆21Oct 26, 2026Updated 2 weeks ago
- Python-to-schematic generator for Cadence Virtuoso. Define circuits in Python, auto-generate CDL netlists and schematics.☆46Aug 25, 2026Updated 2 months ago
- Open source digital FPGA based theremin project☆11Jul 13, 2021Updated 5 years ago
- HSPICE and MATLAB simulation files of a tracking SAR ADC☆29Jun 29, 2024Updated 2 years ago
- A DIY single-channel biopotential recorder for ECG/EMG/EEG, built with discrete components.☆15May 31, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.☆29Aug 4, 2026Updated 3 months ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Neural network from scratch in Python using Numpy☆12May 28, 2017Updated 9 years ago
- Instrumentation amplifier (analog IP example)☆14Aug 23, 2024Updated 2 years ago
- Train neural network via pytorch, and run nn model on ESP32☆11Dec 1, 2022Updated 3 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 5 years ago
- Agent skills for analog circuit symbol and schematic drawing in virtuoso, including drawing procedures, geometry checks and SVG examples.☆27Oct 22, 2026Updated 2 weeks ago
- Airtl for VS Code: Vivado project hierarchy and block design viewer☆15Nov 3, 2026Updated last week
- JAX-based SPICE simulator with OpenVAF Verilog-A support☆32Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Run Synopsys VCS in Docker, for ALL users on a shared server.☆11Feb 23, 2022Updated 4 years ago
- Go from RTL + constraints to GDSII on any free PDK, with as little setup as possible. One clone and one install command give you eight op…☆33Updated this week
- An open-source UCIe implementation developed at UC Berkeley.☆21Jul 8, 2024Updated 2 years ago
- Synthesis tool for stochastic computing☆22Sep 4, 2019Updated 7 years ago
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆15Aug 30, 2023Updated 3 years ago
- Simulink model for noise shaping SAR ADC☆14Mar 17, 2020Updated 6 years ago
- Port of PISCES TCAD Device Simulator to Linux☆11Jul 12, 2020Updated 6 years ago
- OmniCore SDR硬件工程☆37Updated this week
- Collection of articulation sets (introduced in LPX 10.4)☆11Feb 16, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A seamless python to Cadence Virtuoso Skill interface☆355Mar 23, 2026Updated 7 months ago
- My VSCode configurations and keybindings☆13May 30, 2023Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆250Nov 3, 2026Updated last week
- hardware reversed engineering of Airspy R2/R0/mini from firmware☆31Jun 4, 2025Updated last year
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆258Oct 6, 2025Updated last year
- Windows Codex 启动与监测：代理接入、后台连接监视、网络诊断、文字接收字速、token 用量和历史趋势。☆27Updated this week
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
Are these results useful?