mochiruntime / fpga-sound-synthesizerView external linksLinks
A digital sound synthesizer on FPGA written in VHDL, C, Python and NodeJS (Terasic DE1-SoC)
☆13Jun 19, 2020Updated 5 years ago
Alternatives and similar repositories for fpga-sound-synthesizer
Users that are interested in fpga-sound-synthesizer are comparing it to the libraries listed below
Sorting:
- Doxygen PERLMOD to Markdown converter(v0.9) to support ASPICE (Automotive SPICE)☆12Jul 14, 2022Updated 3 years ago
- VHDL clone of YM2608 (OPNA) sound chip☆24Mar 4, 2019Updated 6 years ago
- Proyectos realizados en KiCAD a modo de tutoriales en Piensa 3D (https://www.youtube.com/channel/UC0-azsu5e8CxZfTl9mmafww)☆12Nov 10, 2021Updated 4 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- Simulator of pic32 microcontroller, based on OVPsim☆16Jan 17, 2015Updated 11 years ago
- PC based on 65816☆16Jul 9, 2022Updated 3 years ago
- Yet Another Tetris on FPGA Implementation☆39May 27, 2021Updated 4 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 8 years ago
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- ☆20May 8, 2012Updated 13 years ago
- VHDL Implementation☆13Oct 9, 2014Updated 11 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- Easy Polynomial Fitting for Rust☆48Feb 2, 2026Updated 2 weeks ago
- Providing wrapper types for safely performing panic-free checked arithmetic on instants and durations.☆17Feb 7, 2026Updated last week
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- TIS-100 CPU in VHDL☆12Jul 13, 2015Updated 10 years ago
- An Inexpensive Vector Network Analyzer Project for the Walla Walla University Electronics II Class☆12Jun 10, 2019Updated 6 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- An examle for vst-rs with GUI with iced☆12Jul 31, 2020Updated 5 years ago
- Yet Another Space Invaders Clone for the Unexpanded Commodore VIC 20☆12Jul 22, 2018Updated 7 years ago
- Reusable slice of references☆11Dec 18, 2025Updated last month
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆10Nov 2, 2020Updated 5 years ago
- Jump and run for c64 with bacillus to hunt for food☆10Oct 5, 2019Updated 6 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- MIRROR of https://codeberg.org/catseye/hatoucan : A tokenizer for Commodore BASIC 2.0 programs☆10Nov 3, 2023Updated 2 years ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 7 years ago
- Revamp / enhancements of the FPGA part of the Firebee project☆12Apr 26, 2014Updated 11 years ago
- A port of the gcc compiler suite to the Motorola 6809 processor☆12May 17, 2017Updated 8 years ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- Z80 CPU + UART + Timer + I/O Ports coded in VHDL and implemented for the Lattice iCE40-hx8k dev board☆10Aug 10, 2016Updated 9 years ago
- VHDL code for driving a playstation portable display☆15Feb 20, 2014Updated 11 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 7 years ago
- A simple logger for the log facade☆13Dec 29, 2018Updated 7 years ago
- Rust binding for SLEEF: SIMD Library for Evaluating Elementary Functions☆18Apr 30, 2023Updated 2 years ago
- C64 SID sound editor + player written in 6510 assembly☆15Apr 28, 2018Updated 7 years ago
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago