mehrdadh / lora-modulatorLinks
LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio
☆37Updated 7 months ago
Alternatives and similar repositories for lora-modulator
Users that are interested in lora-modulator are comparing it to the libraries listed below
Sorting:
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆44Updated 3 weeks ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆117Updated 2 months ago
- Over-engineered SDR development board☆45Updated 2 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆94Updated last year
- AD9361 based USB3 SDR☆117Updated 8 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 8 years ago
- LimeSDR XTRX gateware project.☆18Updated 3 weeks ago
- LiteX based M2 SDR/RF FPGA board.☆132Updated this week
- FPGA based transmitter☆99Updated 8 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated this week
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆14Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆49Updated 9 years ago
- LiteX-based gateware for LimeSDR boards.☆15Updated last week
- GitHub Repository for iotSDR open source material☆37Updated last year
- AD936x+7Z020+USB HS dongle, In development...☆53Updated 3 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆60Updated 2 years ago
- Prototype phase noise analyzer☆20Updated 4 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆106Updated 5 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆46Updated 11 months ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆55Updated last year
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆17Updated 11 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- ☆29Updated last year
- pynq framework for antsdr☆36Updated last year
- It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.☆48Updated 6 years ago
- First SDR platform for IoT networks☆179Updated 7 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆74Updated 3 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆73Updated 2 years ago