This project parallelized the process of AES encryption with CUDA. We can enhance the overall speedup to 3 times than the original serial version.
☆17Jan 30, 2018Updated 8 years ago
Alternatives and similar repositories for Parallel-AES-Algorithm-using-CUDA
Users that are interested in Parallel-AES-Algorithm-using-CUDA are comparing it to the libraries listed below
Sorting:
- ☆31May 31, 2023Updated 2 years ago
- ☆14Aug 2, 2023Updated 2 years ago
- SCARIF is a tool to estimate the embodied carbon emissions of data center servers with accelerator hardware (GPUs, FPGAs, etc.)☆15Updated this week
- A High-Performance Side-Channel-Resistant AES on GPUs☆13May 9, 2019Updated 6 years ago
- ☆14Aug 17, 2024Updated last year
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- ☆15May 20, 2022Updated 3 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- ☆18Aug 9, 2025Updated 7 months ago
- quake3 virtual machine disassembler☆16Dec 31, 2020Updated 5 years ago
- Deductive verification infrastructure for probabilistic programs☆28Updated this week
- MuSim - The Microservices simulator☆13Feb 2, 2016Updated 10 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Slides and notes for "Halo Optimizations and Constructing Graphs of Elliptic Curves"☆49Mar 5, 2022Updated 4 years ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated 10 months ago
- An easy-to-use interface for io_uring☆19Feb 28, 2021Updated 5 years ago
- Bypassd is a novel I/O architecture that provides low latency access to shared SSDs.☆23May 14, 2025Updated 10 months ago
- ☆14Jun 26, 2024Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆14Dec 9, 2024Updated last year
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- ☆14Oct 11, 2024Updated last year
- 一个用tikz绘制多维评价雷达图的自定义环境，以便于在LaTeX绘制多维评价雷达图。☆12Jan 5, 2019Updated 7 years ago
- ☆18May 5, 2022Updated 3 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- Attempts to prune yolo v3 tiny.☆10Dec 13, 2018Updated 7 years ago
- A transducer library for Rust☆10May 22, 2016Updated 9 years ago
- The classic STREAM benchmark, extended to measure NUMA effects.☆38Aug 8, 2019Updated 6 years ago
- a naive static http server that solves C10K problem☆17Jan 8, 2017Updated 9 years ago
- Basic Chess Implementation in Rust☆10Mar 8, 2015Updated 11 years ago
- ☆13Dec 21, 2016Updated 9 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Configurable bitwidth snowflake id generator, encoder, decoder for Rust☆13Oct 1, 2016Updated 9 years ago
- A high-performance matcher designed to solve LOGICAL and TEXT VARIATIONS problems in word matching, implemented in Rust.☆17Updated this week
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- Timer Wheels With Various Runtimes In Rust☆15Nov 29, 2017Updated 8 years ago
- IRC server written in Rust☆20Nov 26, 2014Updated 11 years ago