Alternatives and similar repositories for hqemu:

Users that are interested in hqemu are comparing it to the libraries listed below

• binary-translation / risotto-artifact-asplos23
  ☆13Updated 2 years ago
• intel / pinball2elf
  ☆36Updated 2 months ago
• nus-comparch / looppoint
  Sampled simulation of multi-threaded applications using LoopPoint methodology
  ☆16Updated 10 months ago
• intel / pinplay-tools
  A collection of C/C++ programs and Python scripts to be used in conjunction with Intel Software Development Emulator (Intel SDE, availabl…
  ☆34Updated 2 months ago
• bakhi / GPUReplay
  GPUReplay, ASPLOS 2022
  ☆33Updated 3 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated 4 months ago
• zslwyuan / LLVM-9.0-Learner-Tutorial
  A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…
  ☆102Updated 2 years ago
• vusec / tlbkit
  some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.
  ☆13Updated 5 years ago
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆63Updated 3 years ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆14Updated 8 years ago
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆45Updated last year
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆31Updated 6 years ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆45Updated 3 weeks ago
• zhiyisun / enable_arm_pmu
  Enable user-mode access to ARMv7/Linux performance counters
  ☆42Updated 8 years ago
• ComputerSystemLab / hqemu
  An Efficient and Retargetable Dynamic Binary Translator on Multicores
  ☆31Updated 5 years ago
• jerinjacobk / armv8_pmu_cycle_counter_el0
  ARMv8 performance monitor from userspace
  ☆74Updated last year
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆20Updated this week
• wuzhanglin / llvm-IR-examples
  Some examples for using LLVM to generate IR
  ☆37Updated 2 years ago
• ashwio / arm64-sysreg-lib
  Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.
  ☆30Updated 3 years ago
• harvard-acc / LLVM-Tracer
  An LLVM pass to profile dynamic LLVM IR instructions and runtime values
  ☆138Updated 4 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• compsec-snu / specdoctor
  ☆22Updated last year
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆17Updated 4 years ago
• avisi-group / captive
  The Captive Hypervisor
  ☆42Updated 2 years ago
• azru0512 / slide
  My Slide
  ☆37Updated 6 years ago
• zenonxiu81 / arm_system_register_parser
  A python parser for decoding arm aarch32 and aarch64 system registers
  ☆15Updated last year
• zetalog / sdfirm
  Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.
  ☆15Updated 6 months ago
• stevenpelley / atomic-memory-trace
  PIN-tool to produce multi-threaded atomic memory traces
  ☆36Updated 11 years ago
• zhou-yuxin / kvm-ept-sample
  A tool to sample a QEMU-KVM's memory access pattern at page level based on Intel VT-x
  ☆21Updated 6 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago