Alternatives and similar repositories for hqemu

Users that are interested in hqemu are comparing it to the libraries listed below

• binary-translation / risotto-artifact-asplos23
  ☆20Updated 3 years ago
• zslwyuan / LLVM-9.0-Learner-Tutorial
  A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…
  ☆105Updated 3 years ago
• bakhi / GPUReplay
  GPUReplay, ASPLOS 2022
  ☆41Updated 3 years ago
• intel / pinplay-tools
  A collection of C/C++ programs and Python scripts to be used in conjunction with Intel Software Development Emulator (Intel SDE, availabl…
  ☆48Updated 5 months ago
• nus-comparch / looppoint
  Sampled simulation of multi-threaded applications using LoopPoint methodology
  ☆23Updated 4 months ago
• harvard-acc / LLVM-Tracer
  An LLVM pass to profile dynamic LLVM IR instructions and runtime values
  ☆141Updated 5 years ago
• isclouder / microv
  kvm hypervisor
  ☆16Updated 3 years ago
• aengelke / instrew
  A high performance LLVM-based dynamic binary instrumentation framework
  ☆283Updated last year
• Jonathan2251 / lbt
  Develop toolchain based on llvm to for Cpu0 processor
  ☆52Updated last month
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆77Updated 4 years ago
• zhou-yuxin / kvm-ept-sample
  A tool to sample a QEMU-KVM's memory access pattern at page level based on Intel VT-x
  ☆23Updated 6 years ago
• azru0512 / slide
  My Slide
  ☆40Updated 7 years ago
• wuzhanglin / llvm-IR-examples
  Some examples for using LLVM to generate IR
  ☆43Updated 3 years ago
• plctlab / llvm-project
  PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8
  ☆161Updated 3 months ago
• XiangfanLi / llvm-qemu
  Using LLVM method to optimize Qemu's binary translation mechanism. Currently only supports x86_64 program execution on aarch64. Performan…
  ☆38Updated 4 years ago
• ashwio / arm64-sysreg-lib
  Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.
  ☆32Updated 4 years ago
• lac-dcc / llvm-course
  Code examples used for the LAC LLVM course
  ☆133Updated last year
• stevenpelley / atomic-memory-trace
  PIN-tool to produce multi-threaded atomic memory traces
  ☆36Updated 12 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆27Updated 5 months ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆60Updated 3 years ago
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 9 years ago
• zhiyisun / enable_arm_pmu
  Enable user-mode access to ARMv7/Linux performance counters
  ☆42Updated 9 years ago
• aakahlow / gem5Valid_Haswell
  ☆20Updated 5 years ago
• Multi2Sim / multi2sim
  Multi2Sim source code
  ☆133Updated 6 years ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆69Updated last month
• edgarigl / qemu-etrace
  Qemu Etrace
  ☆15Updated last year
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 2 months ago
• riscv / riscv-memory-tagging
  Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
  ☆26Updated this week
• 0x5ec1ab / gpu-tlb
  ☆76Updated 8 months ago
• syntacore / rvv-simulator
  RISC-V vector extension ISA simulation
  ☆16Updated 6 years ago