sailfish009 / hqemuLinks
HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores
☆21Updated 7 years ago
Alternatives and similar repositories for hqemu
Users that are interested in hqemu are comparing it to the libraries listed below
Sorting:
- ☆19Updated 2 years ago
- ☆38Updated 6 months ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆30Updated 4 years ago
- Develop toolchain based on llvm to for Cpu0 processor☆46Updated last month
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆103Updated 3 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆18Updated last year
- A collection of C/C++ programs and Python scripts to be used in conjunction with Intel Software Development Emulator (Intel SDE, availabl…☆45Updated 6 months ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆16Updated last year
- GPUReplay, ASPLOS 2022☆36Updated 3 years ago
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 8 years ago
- An Efficient and Retargetable Dynamic Binary Translator on Multicores☆31Updated 3 months ago
- User Space NVMe Driver☆25Updated 9 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 9 months ago
- ☆15Updated 3 months ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- CPU micro benchmarks☆58Updated last week
- ☆30Updated 2 years ago
- ARMv8 performance monitor from userspace☆78Updated 2 years ago
- Some examples for using LLVM to generate IR☆37Updated 2 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- A tool to sample a QEMU-KVM's memory access pattern at page level based on Intel VT-x☆21Updated 6 years ago
- The Captive Hypervisor☆42Updated 2 years ago
- Linker and loader for elf relocatable files. Developed in C for ARM architecture.☆30Updated last year
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆42Updated 3 months ago
- RISC-V vector extension ISA simulation☆16Updated 6 years ago
- An FPGA-based NetTLP adapter☆26Updated 5 years ago
- PIN-tool to produce multi-threaded atomic memory traces☆36Updated 11 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year