sailfish009 / hqemu
HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores
☆21Updated 7 years ago
Alternatives and similar repositories for hqemu:
Users that are interested in hqemu are comparing it to the libraries listed below
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆103Updated 2 years ago
- ☆13Updated 2 years ago
- ☆37Updated 3 months ago
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 8 years ago
- GPUReplay, ASPLOS 2022☆34Updated 3 years ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆64Updated 4 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆16Updated 11 months ago
- Some examples for using LLVM to generate IR☆37Updated 2 years ago
- ARMv8 performance monitor from userspace☆76Updated last year
- Develop toolchain based on llvm to for Cpu0 processor☆45Updated last year
- My Slide☆37Updated 7 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 6 months ago
- A collection of C/C++ programs and Python scripts to be used in conjunction with Intel Software Development Emulator (Intel SDE, availabl…☆38Updated 3 months ago
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆15Updated 7 months ago
- 基于PIn动态插桩框架的函数-循环嵌套关系分析工具:function-loop call graph profiler using Pin (Unofficial implementation of paper: Identifying Potential Parallel…☆14Updated 5 years ago
- open64 compiler☆83Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆37Updated 3 years ago
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆138Updated 4 years ago
- User Space NVMe Driver☆23Updated 8 years ago
- Code examples used for the LAC LLVM course☆130Updated 4 months ago
- Kernel-Mode-Linux☆24Updated 2 years ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆13Updated 5 years ago
- A library for PCIe Transaction Layer☆54Updated 2 years ago
- The Captive Hypervisor☆43Updated 2 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- An Efficient and Retargetable Dynamic Binary Translator on Multicores☆31Updated 3 weeks ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- ☆18Updated 5 years ago
- ☆33Updated 2 years ago
- HyperBench: A Benchmark Suite for Virtualization Capabilities☆29Updated 5 years ago