acada-sjtu / DNN-Accelerator
☆10Updated this week
Related projects: ⓘ
- ☆13Updated 4 years ago
- ☆12Updated this week
- An implementation of a BinaryConnect network for cifar10☆11Updated 4 years ago
- This is a repo which contains some details about how to use OpenCL backend (Xilinx/Intel).☆24Updated 4 years ago
- The code for paper: Neuralpower: Predict and deploy energy-efficient convolutional neural networks☆19Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆14Updated 2 years ago
- Fibertree emulator☆11Updated last month
- Chameleon: Adaptive Code Optimization for Expedited Deep Neural Network Compilation☆26Updated 4 years ago
- Codes for Binary Ensemble Neural Network: More Bits per Network or More Networks per Bit?☆31Updated 4 years ago
- ☆15Updated 4 years ago
- ☆17Updated last year
- Binary Neural Network on IceStick FPGA.☆48Updated 6 years ago
- Benchmark for matrix multiplications between dense and block sparse (BSR) matrix in TVM, blocksparse (Gray et al.) and cuSparse.☆24Updated 4 years ago
- Post-training sparsity-aware quantization☆32Updated last year
- Approximate layers - TensorFlow extension☆25Updated 4 months ago
- TQT's pytorch implementation.☆20Updated 2 years ago
- ☆23Updated 2 years ago
- ☆36Updated 5 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 4 years ago
- The code for Joint Neural Architecture Search and Quantization☆13Updated 5 years ago
- Static Block Floating Point Quantization for CNN☆32Updated 3 years ago
- ☆1Updated 4 years ago
- ☆10Updated this week
- ☆19Updated 3 years ago
- Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)☆26Updated 11 months ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆31Updated 11 months ago
- Training with Block Minifloat number representation☆14Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆30Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago