Alternatives and similar repositories for BCOpenMIPS

Users that are interested in BCOpenMIPS are comparing it to the libraries listed below

• zach0zhang / Single_instruction_cycle_OpenMIPS
  通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
  ☆207Updated 3 years ago
• yongjianchn / os_QA
  清华大学OS公开课——QA
  ☆86Updated 9 years ago
• Trinkle23897 / mips32-cpu
  奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）
  ☆129Updated 5 years ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆93Updated 7 years ago
• chyyuu / v8-cpu
  Simple 8-bit v8-CPU with Compiler+Assembler+Simulator. Try it-->
  ☆99Updated 5 years ago
• ljlin / MIPS48PipelineCPU
  5 stage pipelined MIPS-32 processor
  ☆57Updated 5 years ago
• sjtu-se-courseware / sjtu-se-courseware
  上海交大软件学院课件
  ☆184Updated 7 years ago
• trivialmips / nontrivial-mips
  NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
  ☆604Updated 5 years ago
• sailordiary / computer-systems-ucas
  中国科学院大学 计算机组成原理FPGA实验课程 - "Five projects to better understand key principles of computer systems", UCAS Spring 2017 Session
  ☆32Updated 8 years ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆115Updated 5 years ago
• chyyuu / ucore_os_plus
  ☆236Updated 6 years ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆107Updated 6 years ago
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆82Updated last year
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆119Updated 10 months ago
• YeXiaoRain / ICS_LAB_CMU_2016
  CMU-CSAPP-LAB 原始文件+完成代码+文字攻略(过程记录手稿第一版)
  ☆57Updated 8 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• xyongcn / LoongsonCsprj2017
  Computer System Project for Loongson FPGA Board in 2017
  ☆52Updated 7 years ago
• SJTU-SE / awesome-se-master
  上海交通大学软件学院研究生课程作业参考
  ☆48Updated 3 years ago
• hitwh-nscscc / simple-5stage-pipeline-MIPS-imple
  和我一步一步实现一个最简单的、带数据前推及流水线暂停的32位静态五级流水MIPS
  ☆85Updated 4 years ago
• chyyuu / os_tutorial_lab
  tutorial labs for os course
  ☆153Updated 5 years ago
• zhanghai / archexp
  浙江大学计算机体系结构课程实验
  ☆178Updated 8 years ago
• liuxinyu123 / cs_basis
  计算机系统基础-袁春风
  ☆28Updated 8 years ago
• Lingrui98 / RISC-V-book
  A translation project of the RISC-V reader
  ☆175Updated last year
• Trinkle23897 / router
  造路由器 （清华大学 网络原理课程 2018-2019秋）
  ☆78Updated 6 years ago
• weixiao-huang / silver-spoon
  This is a small os forked from Tsinghua's Operatinig System repository ucore_os
  ☆18Updated 4 years ago
• deyuhua / xv6-book-chinese
  MIT操作系统工程的教学操作系统Xv6的源码剖析中文翻译项目，使用ANSI标准C重新在riscv架构上实现Unix v6；
  ☆334Updated 5 years ago
• Z-Y00 / Examples-in-book-write-your-own-cpu
  《自己动手写CPU》一书附带的文件
  ☆86Updated 7 years ago
• chyyuu / os_course_exercises
  Exercises for OS course
  ☆379Updated 4 years ago
• chyyuu / compiler_course_info
  compiler course info
  ☆248Updated last year
• valkjsaaa / PKU-OS-Labs
  Peking University OS Labs, Content adopted from MIT 6.828
  ☆40Updated 10 years ago