Alternatives and similar repositories for Alveo-Cards

Users that are interested in Alveo-Cards are comparing it to the libraries listed below

• Xilinx / BinomialModel
  Binomial model
  ☆12Updated 5 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆28Updated 3 weeks ago
• adamwalker / fpga-kvs
  A networked FPGA key-value store written in Clash
  ☆28Updated last year
• YosysHQ / sby-gui
  GUI for SymbiYosys
  ☆15Updated last year
• au-ts / sddf
  A collection of interfaces, libraries and tools for writing device drivers for seL4 that allow accessing devices securely and with low ov…
  ☆33Updated this week
• lucasbrasilino / axis_exec_op
  Verilog module for executing logic operations over AXI4-Stream interface data.
  ☆10Updated 3 years ago
• CHERIoT-Platform / cheriot-sail
  Sail code model of the CHERIoT ISA
  ☆39Updated 2 weeks ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• cornell-brg / lizard
  Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
  ☆87Updated 5 years ago
• firesim / icenet
  Network components (NIC, Switch) for FireBox
  ☆19Updated 8 months ago
• Xilinx / PYNQ-ZU
  PYNQ-ZU, AUP UltraScale+ MPSoC academic board
  ☆26Updated this week
• OpenPOWERFoundation / openpower
  OpenPOWER Foundation General Information & Repository Listing
  ☆22Updated 3 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated this week
• Xilinx / qemu-ug-examples
  ☆10Updated last year
• B-Lang-org / Documentation
  Main page
  ☆31Updated 5 years ago
• NASA-SW-VnV / AdaStress.jl
  Reinforcement learning framework to find and analyze the likeliest failures of a system under test.
  ☆14Updated last year
• riscv-non-isa / server-soc
  The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …
  ☆24Updated 2 weeks ago
• P3109 / Public
  materials available to the public
  ☆25Updated 7 months ago
• f4pga / ideas
  Random ideas and interesting ideas for things we hope to eventually do.
  ☆87Updated 3 years ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆146Updated last week
• openhwgroup / riscv_vm
  Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board
  ☆15Updated 2 years ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 10 months ago
• SymbiFlow / nextpnr
  nextpnr portable FPGA place and route tool
  ☆20Updated 10 months ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆35Updated 3 months ago
• chipsalliance / omnixtend
  OmniXtend cache coherence protocol
  ☆82Updated 2 weeks ago
• linfenghuaster / Regex-FPGA
  Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.
  ☆12Updated 7 years ago
• enclustra / PetalinuxDocumentation
  ☆14Updated last month
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆32Updated this week
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago