WangXuan95 / TinyZZZLinks
TinyZZZ includes GZIP, LZ4, ZSTD, LZMA compression algorithms written in C language, unlike the official code, this code mainly focuses on simplicity and easy to understand.
☆64Updated 4 months ago
Alternatives and similar repositories for TinyZZZ
Users that are interested in TinyZZZ are comparing it to the libraries listed below
Sorting:
- High-speed lossless data compression of 16 to 512 bytes--get better average compression than QuickLZ for 512-byte blocks. td512 maintains…☆25Updated 3 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- ☆22Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆129Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- SPI通信实现FLASH读写☆16Updated 5 years ago
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆54Updated 5 months ago
- USB capture IP☆23Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- USB -> AXI Debug Bridge☆40Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆63Updated 2 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆88Updated 2 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Updated 7 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆34Updated 7 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆31Updated 5 years ago
- An implementation of JPEG-LS extension (ITU-T T.870).☆32Updated 5 months ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆37Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆80Updated last year
- turbo 8051☆29Updated 8 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Synchronous FIFOs designed in Verilog/System Verilog.☆24Updated last month
- USB2.0 Verilog☆19Updated 6 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- PCIe analyzer experiments☆63Updated 5 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆77Updated 2 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Updated 5 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆45Updated 5 years ago