WangXuan95 / TinyZZZ
TinyZZZ includes GZIP, LZ4, ZSTD, LZMA compression algorithms written in C language, unlike the official code, this code mainly focuses on simplicity and easy to understand.
☆48Updated last week
Alternatives and similar repositories for TinyZZZ:
Users that are interested in TinyZZZ are comparing it to the libraries listed below
- High-speed lossless data compression of 16 to 512 bytes--get better average compression than QuickLZ for 512-byte blocks. td512 maintains…☆25Updated 3 years ago
- Another tiny RISC-V implementation☆55Updated 3 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆83Updated last year
- TangMega-138K-example project☆37Updated 3 weeks ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 4 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆67Updated last year
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆24Updated 7 months ago
- An implementation of JPEG-LS extension (ITU-T T.870).☆32Updated 7 months ago
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆49Updated 2 months ago
- USB capture IP☆21Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆26Updated 6 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆97Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆120Updated last year
- Basic Verilog Ethernet core and C driver functions☆11Updated 2 months ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆82Updated 4 years ago
- ☆20Updated 4 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 6 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆41Updated 4 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆12Updated 5 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 10 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated☆19Updated 6 years ago