WangXuan95 / TinyZZZLinks
TinyZZZ includes GZIP, LZ4, ZSTD, LZMA compression algorithms written in C language, unlike the official code, this code mainly focuses on simplicity and easy to understand.
☆58Updated last month
Alternatives and similar repositories for TinyZZZ
Users that are interested in TinyZZZ are comparing it to the libraries listed below
Sorting:
- High-speed lossless data compression of 16 to 512 bytes--get better average compression than QuickLZ for 512-byte blocks. td512 maintains…☆25Updated 3 years ago
- ☆21Updated 4 years ago
- SPI通信实现FLASH读写☆16Updated 5 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Updated 5 months ago
- Another tiny RISC-V implementation☆58Updated 4 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- USB capture IP☆21Updated 5 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆23Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆124Updated last year
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆32Updated 11 months ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- 64-bit multicore Linux-capable RISC-V processor☆96Updated 4 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆93Updated 5 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆21Updated 7 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 6 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆86Updated last year
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆52Updated 2 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- ☆53Updated 3 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated last year
- USB2.0 Verilog☆18Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago