LauraWartschinski / overflow_with_joyView external linksLinks
buffer overflow exploits for simple c programs (64 bit)
☆17Feb 10, 2020Updated 6 years ago
Alternatives and similar repositories for overflow_with_joy
Users that are interested in overflow_with_joy are comparing it to the libraries listed below
Sorting:
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- A design automation framework to engineer decision diagrams yourself☆25Feb 9, 2026Updated last week
- This is a Login application for Android using Parse server.☆10Nov 26, 2018Updated 7 years ago
- ☆10Sep 24, 2021Updated 4 years ago
- This tool will help you to find CVEs, exploits, or possible 0-Days for a specific technology.☆16Jun 11, 2024Updated last year
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- ☆10Mar 11, 2024Updated last year
- ☆14Feb 19, 2023Updated 2 years ago
- ☆10Feb 9, 2024Updated 2 years ago
- ☆10Mar 6, 2023Updated 2 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- ☆12Jul 4, 2024Updated last year
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- An on-chain Turing machine library and interpreter for the NEO VM, i.e. the first universal dApp.☆13Aug 31, 2018Updated 7 years ago
- Scripts for Digital Design flow control.☆16Oct 30, 2025Updated 3 months ago
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- A web IDE for ACL2 using a Kubernetes based backend. Evolution of https://github.com/calebegg/proof-pad-classic☆11Jul 15, 2024Updated last year
- Defines the Replicated Platform Hands-On Labs powered by the Instruqt platform☆16Oct 2, 2025Updated 4 months ago
- Sydr benchmark applications☆17Jul 25, 2022Updated 3 years ago
- Hardcaml Verification Tools☆14Jan 15, 2026Updated last month
- ☆13Jun 27, 2022Updated 3 years ago
- Exercises for the Dafny Tutorial☆14May 21, 2018Updated 7 years ago
- ☆12Apr 22, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- gRPC / gRPC-Web Pentest Practicing Lab☆10Aug 29, 2023Updated 2 years ago
- Code for the paper 'Monte Carlo Tree Search for Asymmetric Trees'☆12May 24, 2018Updated 7 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- 将 flomo 的笔记导入 Heptabase☆12Aug 3, 2022Updated 3 years ago
- Edit from https://github.com/shadowsocks/shadowsocks-libev/tree/master/docker/alpine☆10Jun 10, 2019Updated 6 years ago
- Equivalent and redundant mutant detection with e-graphs!!!☆13Jun 14, 2023Updated 2 years ago
- ☆14Oct 11, 2024Updated last year
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated last month
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆15Apr 20, 2020Updated 5 years ago
- Interesting papers☆11Jun 22, 2024Updated last year
- Implementation of several grid routers in Rust☆13Oct 21, 2025Updated 3 months ago
- An automated toolkit to analyze and detect changes in secure hardware and cryptographic libraries. SCRUTINY provides high-level framework…☆15Updated this week
- CaDiCaL + neural glue variable predictions☆10Oct 21, 2020Updated 5 years ago
- ☆11Jul 1, 2025Updated 7 months ago