UDC-GAC / gem5McPATparse
Adapting gem5 output to McPAT input
☆9Updated 8 years ago
Alternatives and similar repositories for gem5McPATparse:
Users that are interested in gem5McPATparse are comparing it to the libraries listed below
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 9 months ago
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆25Updated 10 years ago
- ☆13Updated 9 years ago
- (elastic) cuckoo hashing☆13Updated 4 years ago
- An FPGA-based full-stack in-storage computing system.☆36Updated 4 years ago
- Very basic implementation of SPM for gem5 simulator (legacy gem5 version)☆12Updated 4 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 6 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆18Updated 2 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆21Updated last month
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 7 years ago
- ☆18Updated 4 years ago
- ☆29Updated 3 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆19Updated last month
- ☆15Updated 3 years ago
- This is where gem5 based DRAM cache models live.☆15Updated last year
- A Cycle-level simulator for M2NDP☆22Updated last month
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆25Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- hybrid memory simulator consists of MarssX86,DRAMSim2, NVMain and Hybridsim. This simulator has already provided interface to plugin DRAM…☆22Updated 9 years ago
- ☆9Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- VANS: A validated NVRAM simulator☆26Updated last year
- Simulator or Non-Uniform Cache Architectures☆10Updated 6 years ago
- gem5-nvmain hybrid simulator supporting simulation of DRAM-NVM hybrid memory system☆75Updated 5 years ago