FPGA SoC code and application example for Hackaday Supercon 2019 badge
☆167Nov 30, 2023Updated 2 years ago
Alternatives and similar repositories for hadbadge2019_fpgasoc
Users that are interested in hadbadge2019_fpgasoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCB artwork for the Hackaday Supercon 2019 badge☆59Nov 12, 2019Updated 6 years ago
- Open-source ECP5 toolchain, including synthesis, place-and-route, and Risc-V GCC☆67Nov 15, 2019Updated 6 years ago
- Hackaday Supercon 2019 Logic Noise Badge Workshop☆29Nov 20, 2019Updated 6 years ago
- This repository contains all the materials for the Hackaday Supercon 2019 Pasadena FPGA Badge workshops☆49Dec 7, 2019Updated 6 years ago
- Protoboard cartridge for the Hackaday 2019 Supercon badge☆17Nov 12, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA Tools and Library☆48May 1, 2023Updated 3 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆261Aug 21, 2023Updated 3 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 6 years ago
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Eye candy from an iCEBreaker FPGA and a 64×64 LED panel☆42Jun 13, 2019Updated 7 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- FPGA Odysseus with ULX3S☆75Nov 1, 2023Updated 2 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- A template README file for including with CircuitPython badges.☆10Feb 2, 2021Updated 5 years ago
- Example projects/code for the OrangeCrab☆111May 7, 2024Updated 2 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆144Jul 17, 2021Updated 5 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆79Sep 14, 2025Updated last year
- Example Verilog code for Ulx3s☆45May 5, 2022Updated 4 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- USB Serial on the TinyFPGA BX☆146Jun 20, 2021Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆88Feb 7, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆49Jan 16, 2025Updated last year
- Quickstart binaries for flashing ULX3S to factory-default state☆29Apr 19, 2022Updated 4 years ago
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Repository containing ULX3S blink LED binaries☆16May 16, 2022Updated 4 years ago
- standalone python host-side module to talk to OpenVizsla devices, based on LibOV [archived]☆18Feb 1, 2024Updated 2 years ago
- PCB for ULX3S FPGA R&D board☆467Apr 27, 2025Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog Examples and WebFPGA Standard Library☆11Nov 25, 2019Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆68Oct 8, 2026Updated last week
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆42Jan 11, 2026Updated 9 months ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 5 years ago
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated last year
- Logicbone ECP5 Development Board☆124Jun 27, 2020Updated 6 years ago