RobertBaruch / amaranth-exercisesLinks
☆25Updated last year
Alternatives and similar repositories for amaranth-exercises
Users that are interested in amaranth-exercises are comparing it to the libraries listed below
Sorting:
- ☆43Updated 2 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆68Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 9 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆104Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Board definitions for Amaranth HDL☆117Updated 4 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆29Updated 10 months ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆66Updated last year
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- 妖刀夢渡☆59Updated 6 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- My pergola FPGA projects☆30Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 4 months ago
- ☆64Updated 5 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆15Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 7 months ago
- ☆44Updated 5 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- A configurable USB 2.0 device core☆31Updated 5 years ago