RobertBaruch / amaranth-exercisesLinks
☆25Updated last year
Alternatives and similar repositories for amaranth-exercises
Users that are interested in amaranth-exercises are comparing it to the libraries listed below
Sorting:
- ☆43Updated 2 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆29Updated last year
- System on Chip toolkit for Amaranth HDL☆93Updated last year
- Board definitions for Amaranth HDL☆119Updated last month
- Open source Logic Analyzer based on LiteX SoC☆26Updated 6 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 11 months ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- ☆63Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 9 months ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- ☆24Updated 2 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 3 years ago
- Utilities for working with a Wishbone bus in an embedded device☆46Updated last month
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- sump3 logic analyzer☆29Updated last week
- ☆44Updated 7 months ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆66Updated 2 years ago
- 妖刀夢渡☆63Updated 6 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Updated 4 years ago
- My pergola FPGA projects☆30Updated 4 years ago