RobertBaruch / amaranth-exercisesLinks
☆24Updated 9 months ago
Alternatives and similar repositories for amaranth-exercises
Users that are interested in amaranth-exercises are comparing it to the libraries listed below
Sorting:
- ☆41Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 6 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- I want to learn [n]Migen.☆41Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- Industry standard I/O for Amaranth HDL☆28Updated 7 months ago
- ☆64Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 3 weeks ago
- My pergola FPGA projects☆30Updated 3 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- 妖刀夢渡☆59Updated 6 years ago
- Template PCB's for SYZYGY board designs☆21Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆90Updated 8 months ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- ☆22Updated 3 years ago
- ☆23Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆90Updated 7 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆26Updated 2 weeks ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 9 months ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year