wuzhl2018 / cx_schView external linksLinks
在嵌入式软件开发当中,常常第一步就是设计整个系统的架构。有基于OS的,也有裸机的。我们先拿裸机说事儿,我想很多人在做单片机的裸机开发(甚至基于OS)时脑海里根本没有设计架构的想法,从来都是while(1)循环到底,能写点状态机已经算是基础扎实的人物了。那么问题来了,while(1)是什么?在嵌入式设计模式里是怎么给while(1)定义的。《C嵌入式编程设计模式》一书中将while(1)称之为“超循环模式”,也就是嵌入式的入门傻瓜模式。在此模式下即使有前台监听也势必会导致系统实时性傻逼,从硬件上分析:while(1)的高CPU占用率也使得功耗大大提高。当然存在即合理,超循环模式在安全性和可靠性上是非常占优势的。结构简单也易于理解,这对于安全性能要求较高的系统上还是非常 具有吸引力的
☆12Nov 25, 2019Updated 6 years ago
Alternatives and similar repositories for cx_sch
Users that are interested in cx_sch are comparing it to the libraries listed below
Sorting:
- 在嵌入式开发中离不开设备通信,而在通信中稳定性最高的莫过于环形缓冲区算法,当读取速度大于写入速度时,在环形缓冲区的支持下不会丢掉任何一个字节(硬件问题除外)。从.H文件中可看到Ringbuff的数据结构,当中有读写地址以及有效未读数据大小,以及读状态等。 向外部提供的AP…☆18Nov 25, 2019Updated 6 years ago
- 在单片机裸机开发中,通常延时功能函数是以同步阻塞方式实现,的确在 很多设备驱动中需要同步阻塞来匹配硬件时序,但这只能存在于硬件驱动层,应用层开发时使用阻塞延时便大大降低了系统实时性和安全性,不可预测就是一块心病。为此我分享出一段由朋友:流星原创的event_delay异步延时…☆23Nov 25, 2019Updated 6 years ago
- 用于串口通信或消息的环形队列驱动☆12Sep 12, 2019Updated 6 years ago
- The FlashStorage_STM32F1 library aims to provide a convenient way to store and retrieve user's data using the non-volatile flash memory o…☆12Dec 5, 2022Updated 3 years ago
- ringbuffer(环形缓冲区)可以说是嵌入式应用非常常用的数据缓存设计了,LwRB 是国外开发者 MaJerle 维护实现的轻量级 ringbuffer,是一个为嵌入式系统特殊优化设计的 FIFO。1. 纯ANSI C99实现, 数据类型兼容于size_t 2. 与具体…☆25Jan 9, 2021Updated 5 years ago
- 对于嵌入式应用而言,尤其是对于没有操作系统,裸机运行的嵌入式应用,迫切的需要一种高效快捷的调试手段进行嵌入式应用的开发。letter shell就是这样一个可以嵌入在程序中的shell,主要面向嵌入式设备,以C语言函数为运行单位,可以通过命令行调用,运行程序中的函数 。1. …☆19Jan 9, 2021Updated 5 years ago
- FPGA纯逻辑实现modbus通信☆22Sep 5, 2022Updated 3 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Dec 2, 2020Updated 5 years ago
- 基于Linux系统的应用程序,旨在搭建一套完整的多进程多线程通讯的消息框架. 支持多SOC的嵌入式APP.☆31Dec 9, 2023Updated 2 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆13Jan 22, 2026Updated 3 weeks ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- 嵌入式系统软件设计中的常用算法_周航慈☆90Aug 12, 2017Updated 8 years ago
- 一个事件驱动的嵌入式控制器框架(基于STM32平台)☆75Nov 2, 2020Updated 5 years ago
- It is a button state machine module for general use.☆10Apr 3, 2017Updated 8 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- MurmurHash function for PHP extension.☆11Jul 15, 2018Updated 7 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- ☆11Dec 13, 2020Updated 5 years ago
- 51单片机超轻量级实时操作系统,适合在8051为内核的MCU上运行☆11Jan 21, 2023Updated 3 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- 针对传统快递站点的各种不足,该无人快递站点通过采用多点机器视觉模块识别快件上的条形码进而获取该货物的具体位置,再查询数据库进行数据匹配获取快件的相关信息,通过机械臂控制技术来实现智能分拣、上架,将货架信息保存至库中,并发送信息给收件人。最后,系统根据取件人的取货码或二维码,…☆15Apr 21, 2019Updated 6 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- mkinf run API☆13Apr 30, 2025Updated 9 months ago
- 站点☆11Jun 23, 2025Updated 7 months ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- "Infinite" Pong with Two Balls in Jai Compiled to Wasm64☆12Dec 12, 2024Updated last year
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- PHP SDK for Matrix/Synapse☆10Jun 24, 2024Updated last year
- Sign in with Apple (apple JWS token)☆11Jul 22, 2022Updated 3 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆10Oct 18, 2024Updated last year
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago