Alternatives and similar repositories for raster-i:

Users that are interested in raster-i are comparing it to the libraries listed below

• gundambox / DIY_OpenMIPS
  實作《自己動手寫CPU》書上的程式碼
  ☆60Updated 6 years ago
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆137Updated 8 months ago
• sysprog21 / rv32emu
  Compact and Efficient RISC-V RV32I[MAFC] emulator
  ☆453Updated this week
• Mes0903 / Cpp-Miner
  A column introduce and explain modern C++ features.
  ☆162Updated 2 months ago
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆102Updated 5 months ago
• jserv / rbtree
  A red-black tree implementation
  ☆28Updated 3 months ago
• mirkat1206 / 2021_Spring_NCTU_ICLAB
  NCTU 2021 Spring Integrated Circuit Design Laboratory
  ☆173Updated last year
• sysprog21 / semu
  A minimalist RISC-V system emulator capable of running Linux kernel
  ☆259Updated this week
• sysprog21 / mado
  A window system for resource-constrained devices
  ☆53Updated 2 weeks ago
• yutongshen / RISC-V-Emulator
  ☆29Updated last week
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆192Updated this week
• sysprog21 / concurrency-primer
  Concurrency Primer
  ☆87Updated 6 months ago
• tenok-rtos / tenok
  A Linux-like real-time operating system for Robotics and the Internet of Things (IoT)
  ☆110Updated 8 months ago
• carg-os / karg
  A POSIX RISC-V OS kernel written in C23, featuring preemptive priority scheduling, virtual memory, tiered allocators, time management, mo…
  ☆31Updated 2 weeks ago
• shiwulo / system-programming
  中正大學，資工系，羅習五，系統程式設計課程
  ☆66Updated last year
• yutongshen / RISC-V_SoC
  ☆35Updated last year
• Multimedia-Processing / Digital-Logic-Design
  透過數位邏輯結合VHDL與Verilog的過程，作為從基礎數位邏輯到計算機系統結構，並實作出一顆CPU的教學書籍，希望未來可以成為教學範例檔案。目前將開發轉移到GitLab，因為可以呈現數學與MUL圖。
  ☆16Updated last year
• ncchen99 / NCKU-Evaluator
  為成大選課系統注入來自 urschool 和 nckuhub 的評價🤖
  ☆31Updated last year
• asfhiolNick / NTU_CVSD_202201
  楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)
  ☆29Updated 4 months ago
• milochen0418 / hello-verilog
  Hello Verilog by Mac + VSCode
  ☆26Updated 3 years ago
• ianchen0119 / AwesomeCS
  🚀 AwesomeCS is the document lets you know how to build your own OS on RISC-V platform.
  ☆98Updated 2 years ago
• sysprog21 / ca2023-lab3
  Lab3: Construct a single-cycle CPU with Chisel
  ☆18Updated last year
• DVLab-NTU / qsyn
  A C++-based growing software system for synthesizing, optimizing, and verifying quantum circuits
  ☆183Updated last week
• accomdemy / accomdemy_rv32i
  伴伴學 RISC-V RV32I Architecture CPU
  ☆25Updated 2 years ago
• WavJaby / NCKUpp
  更優質的選課網站 | A new site for NCKU course enrollment
  ☆41Updated 3 weeks ago
• alanjian85 / marius
  A lightweight emulator illustrating the inner workings of NES, including the 6502 CPU and PPU, with a WASM port and support of classic ga…
  ☆19Updated 8 months ago
• Arnavion / riscv
  RISC-V assembler for an emulator I made in Turing Complete
  ☆20Updated this week
• ksw2000 / Data-Structure-in-C
  Data Structure in C 資料結構學習筆記
  ☆88Updated 2 years ago
• pangfengliu / Cplusplus-refactor
  Code from my C++ refactor book
  ☆94Updated 8 months ago
• lol0963332320 / ICLAB
  ☆10Updated last year