raster-gpu / raster-iLinks
A 3D FPGA GPU for real-time rasterization with a tile-based deferred rendering (TBDR) architecture, featuring transform & lighting (T&L), back-face culling, MSAA anti-aliasing, ordered dithering, etc.
☆236Updated 6 months ago
Alternatives and similar repositories for raster-i
Users that are interested in raster-i are comparing it to the libraries listed below
Sorting:
- Compact and Efficient RISC-V RV32I[MAFC] emulator☆489Updated last month
- Simple 3-stage pipeline RISC-V processor☆139Updated last year
- 實作《自己動手寫CPU》書上的程式碼☆63Updated 6 years ago
- A simple multitasking OS kernel☆55Updated last week
- A column introduce and explain modern C++ features.☆169Updated 2 weeks ago
- A simple superscalar out-of-order RISC-V microprocessor☆207Updated 4 months ago
- A red-black tree implementation☆29Updated 8 months ago
- A minimalist RISC-V system emulator capable of running Linux kernel☆262Updated last week
- Concurrency Primer☆95Updated 2 weeks ago
- ☆31Updated 5 months ago
- A window system for resource-constrained devices☆68Updated last week
- A C++-based growing software system for synthesizing, optimizing, and verifying quantum circuits☆187Updated this week
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆123Updated 10 months ago
- 透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。☆18Updated last year
- A POSIX RISC-V OS kernel written in C23, featuring preemptive priority scheduling, virtual memory, tiered allocators, time management, mo…☆33Updated 5 months ago
- 中正大學,資工系,羅習五,系統程式設計課程☆70Updated 2 months ago
- 伴伴學 RISC-V RV32I Architecture CPU☆30Updated 2 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆183Updated 2 years ago
- A Linux-like real-time operating system for Robotics and the Internet of Things (IoT)☆116Updated last year
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆29Updated 9 months ago
- 🚀 AwesomeCS is the document lets you know how to build your own OS on RISC-V platform.☆99Updated 3 years ago
- NCTU OSDI 2020☆26Updated 4 years ago
- An RSA 256 bits hardware implementation with verification☆8Updated last year
- Lab3: Construct a single-cycle CPU with Chisel☆18Updated last year
- Data Structure in C 資料結構學習筆記☆95Updated 2 years ago
- Hello Verilog by Mac + VSCode☆28Updated 4 years ago
- ☆37Updated 2 years ago
- RISC-V assembler for an emulator I made in Turing Complete☆23Updated this week
- Virtual Linux soundcard driver☆28Updated last year
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆32Updated last year