raster-gpu / raster-iLinks
A 3D FPGA GPU for real-time rasterization with a tile-based deferred rendering (TBDR) architecture, featuring transform & lighting (T&L), back-face culling, MSAA anti-aliasing, ordered dithering, etc.
☆239Updated 7 months ago
Alternatives and similar repositories for raster-i
Users that are interested in raster-i are comparing it to the libraries listed below
Sorting:
- Compact and Efficient RISC-V RV32I[MAFC] emulator☆491Updated 2 weeks ago
- Simple 3-stage pipeline RISC-V processor☆140Updated this week
- 實作《自己動手寫CPU》書上的程式碼☆64Updated 6 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆211Updated 5 months ago
- A simple multitasking OS kernel☆54Updated 3 weeks ago
- 透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。☆18Updated last year
- A minimalist RISC-V system emulator capable of running Linux kernel☆263Updated 2 weeks ago
- ☆31Updated 5 months ago
- A column introduce and explain modern C++ features.☆169Updated last month
- A red-black tree implementation☆37Updated this week
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆126Updated 10 months ago
- 伴伴學 RISC-V RV32I Architecture CPU☆30Updated 2 years ago
- Concurrency Primer☆94Updated last month
- A C++-based growing software system for synthesizing, optimizing, and verifying quantum circuits☆188Updated this week
- Hello Verilog by Mac + VSCode☆28Updated 4 years ago
- A POSIX RISC-V OS kernel written in C23, featuring preemptive priority scheduling, virtual memory, tiered allocators, time management, mo…☆33Updated 6 months ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆182Updated 2 years ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆29Updated 9 months ago
- NCTU OSDI 2020☆25Updated 4 years ago
- 中正大學,資工系 ,羅習五,系統程式設計課程☆71Updated 3 months ago
- Lab3: Construct a single-cycle CPU with Chisel☆18Updated last year
- ☆37Updated 2 years ago
- An RSA 256 bits hardware implementation with verification☆8Updated last year
- An implementation of tic-tac-toe in C, featuring AI agents☆36Updated 3 months ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆32Updated last year
- A Linux-like real-time operating system for Robotics and the Internet of Things (IoT)☆126Updated last year
- A window system for resource-constrained devices☆69Updated this week
- 🚀 AwesomeCS is the document lets you know how to build your own OS on RISC-V platform.☆99Updated 3 years ago
- A project for learning RISC-V architecture purpose☆25Updated last year
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆17Updated 3 years ago