Jon0 / ax1600iView external linksLinks
☆18Sep 3, 2023Updated 2 years ago
Alternatives and similar repositories for ax1600i
Users that are interested in ax1600i are comparing it to the libraries listed below
Sorting:
- Corsair AXi Series PSU monitoring application☆26Jan 14, 2018Updated 8 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆11Jul 4, 2018Updated 7 years ago
- FPGA video scaler running on Intel Arria 10☆12May 28, 2019Updated 6 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 8 years ago
- SC2 plugin for OBS-Studio☆13Oct 31, 2022Updated 3 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 10 years ago
- AES implementation on FPGA☆13Apr 17, 2016Updated 9 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆19Mar 7, 2024Updated last year
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated last month
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- SMD Challenge Extreme Edition☆18Oct 19, 2020Updated 5 years ago
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 7 years ago
- The CNN architecture elements implemented with RTL approach in VHDL.☆16May 9, 2019Updated 6 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- GNSS codes and signal generation for VHDL. GPS (L1 C/A, L5), Galileo (E1OS, E5). Includes Xilinx ISE testbench and wave configuration fil…☆17Jan 3, 2018Updated 8 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆18Oct 24, 2023Updated 2 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- ☆15Updated this week
- Absolute encoder VHDL core☆20Feb 3, 2017Updated 9 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 4 years ago
- ☆24Oct 31, 2022Updated 3 years ago
- [Unstable/WIP] Quarkslab fork of Sourcetrail - free and open-source interactive source explorer☆34Dec 5, 2025Updated 2 months ago
- DES cracking machine on FPGA☆19Jul 7, 2019Updated 6 years ago
- Linux kernel with experimental patches for Tegra. (Microsoft Surface RT, Microsoft Surface 2, Lenovo Ideapad Yoga 11)☆29Mar 16, 2024Updated last year
- ☆23Updated this week
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 5 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Oct 29, 2025Updated 3 months ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Framework for building transparent memory encryption and authentication solutions☆27Jun 19, 2018Updated 7 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆25Nov 11, 2025Updated 3 months ago
- Delphi Image Utilities and Active Appearance Models☆24Jul 2, 2019Updated 6 years ago